期刊文献+

应用于TV Tuner的片上LDO设计 被引量:1

Capacitor-less LDO Design Applied in TV Tuner
原文传递
导出
摘要 给出了一种应用于电视调谐器(TV Tuner)中的片上低压差线性稳压器(LDO)的设计方案.分别设计了一个瞬态增强型的LDO和一个低噪声高电源抑制比(PSR)的LDO,芯片在0.18μm CMOS工艺下流片,面积分别为0.014mm2与0.045mm2.瞬态增强LDO在负载从0变化到30mA时,输出动态电压变化为100mV;低噪声高PSR LDO 100Hz到100kHz的积分噪声为9.2μV,PSR在1kHz处为-80dB,在1MHz下为-46dB. A capacitor-less LI)O applied in TV Tuner is proposed. A transient enhanced LDO and a low-noise high PSR LEO are separately designed. The chip is fabricated on 0. 18 μm CMOS technology, and the areas are 0. 014 mm2 and 0. 045 mm2. For the transient LDO, when the output current changes from 0 to 30 mA, the output voltage overshoot is 100 mV. For the low-noise high PSR LDO, the integrated output noise from 100 Hz to 100 kHz is 9.2 uV. PSR is --80 dB or --46 dB, when the frequency is 1 kHz or 1 MHz, respectively.
出处 《复旦学报(自然科学版)》 CAS CSCD 北大核心 2013年第4期492-496,504,共6页 Journal of Fudan University:Natural Science
基金 核高基重大专项(2009ZX01031-002-003-02)
关键词 片上LDO TV TUNER 瞬态增强LDO 高PSR 低噪声 capacitor-less LDO TV tuner transient enhanced high PSR low noise
  • 相关文献

参考文献8

  • 1Rincon-Mora G, Allen P E. Current efficient low voltage, low dropout regulators[J]. IEEE Journal of Solid-State Circuits, 1998, 33(1) : 36-44.
  • 2Chong S S, Chan P K. A 0. 9 μA quiescent current output-capacitorless LDO regulator with adaptive power transistors in 65 nm CMOS[J]. IEEE Transactions on Circuits and Systems I , 2012, 60(4): 1072-1081.
  • 3Li Q, Zhou Z, Zhang B. An ultrafast adaptively biased capacitorless LDO with dynamic charging control [J]. IEEE Transactions on Circuits and Systems Ⅱ, 2012, 59(1): 40-44.
  • 4Milliken R J, Silva-Martinez J, Sanchez-Sinencio E. Full on-chip CMOS low-dropout voltage regulator [J]. IEEE Transactions on Circuits and Systems I , 2007, 54(9) : 1879-1890.
  • 5温晓珂,谈熙,闵昊.用于射频SOC芯片的低噪声高电源抑制比LDO[J].固体电子学研究与进展,2011,31(3):274-279. 被引量:6
  • 6Hoon S K, Chen S, Maloberti F, et al. A low noise, high power supply rejection low dropout regulator for wireless system-on-chip applications[C]//IEEE Custom Integrated Circuits Conference. San Jose, CA, USA: IEEE Press, 2005.. 759- 762.
  • 7Gupta V, Rincon-Mora G A, Raha P. Analysis and design of monolithic, high PSR, linear regulators for SOC application[C]//IEEE SOC Conference. Santa Clara, CA, USAI IEEE Press, 2004:311 - 315.
  • 8Ribner D B, Copeland M A. Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range[J]. IEEE Journal of Solid-State Circuits, 1984, 19(6): 919-925.

二级参考文献8

  • 1Hoon S K, Chen S, Maloberti F, et al. A Low noise, high power supply rejection low dropout regulator for wireless system-on-chip applications [C]. IEEE Custom Integrated Circuits Conference, 2005, 10: 759-762.
  • 2Yue Wu, Aparin V. A monolithic low phase noise 1.7 GHz CMOS VCO for Zero-IF cellular CDMA receivers[C]. IEEE International Solid-state Circuits Conference, 2004,1 (2):396-535.
  • 3Bang-Sup Song, Paul R Gray. A precision curvature- compensated CMOS Bandgap reference[J]. IEEE J of Solid-state Circuit, 1983,18(10) :634-643.
  • 4Steyart M S J, Sansen W M N C. Power supply rejection ratio in operational transconductance amplifiers[J]. IEEE Trans Circuits Syst, 1990, 37(9): 10771084.
  • 5Rincon Mora, Allen. A low-voltage, Low quiescent current, low dropout regulator [J]. IEEE J Solid- state Circuits, 1998,33(1) :36-44.
  • 6Milliken R J, Silva-Martinez J, Sanchez-Sinencio E. Full on chip CMOS low-dropout voltage regulator[J]. IEEE Trans Circuits Syst I, Reg Papers, 2007, 54 (9) : 1879-1890.
  • 7Zheng Chen, Ma Dongsheng. Design of monolithic low dropout regulator for wireless powered brain cortical implants using a line ripple rejection technique [J]. IEEE Transactions on Circuits and Systems Part II: Express Briefs, 2010,57 (9):686 -690.
  • 8Leung K N, Mok P K T. A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation[J]. IEEE J Solid-state Circuits, 2003,38(10):1691-1702.

共引文献5

同被引文献5

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部