期刊文献+

Ground bounce noise reduction aware combinational multi threshold CMOS circuits for nanoscale CMOS multiplier

Ground bounce noise reduction aware combinational multi threshold CMOS circuits for nanoscale CMOS multiplier
原文传递
导出
摘要 Multi-threshold complementary metal-oxide- semiconductor (MTCMOS) is ofbn used to reduce the leakage current in idle circuit. Ground bounce noise produced during a transition mode (sleep-to-active) is an important challenge in MTCMOS. In this paper, various noise-aware combinational MTCMOS circuit was used to evaluate the ground bounce noise. An intermediate mode was applied in the sleep-to-active mode transition to reduce the charge stored on virtual lines to real ground. The dependence of ground bounce noise on voltage, transistor size and temperature was investigated with different MTCMOS circuit technique. The peak amplitude of ground bounce noise was reduced up to 78.82%. The leakage current of the circuit was decreased up to 99.73% and the active power of the circuit was reduced up to 62.32%. Simulation of multiplier with different MTCMOS circuit techniques was performed on 45nm CMOS technology. Multi-threshold complementary metal-oxide- semiconductor (MTCMOS) is ofbn used to reduce the leakage current in idle circuit. Ground bounce noise produced during a transition mode (sleep-to-active) is an important challenge in MTCMOS. In this paper, various noise-aware combinational MTCMOS circuit was used to evaluate the ground bounce noise. An intermediate mode was applied in the sleep-to-active mode transition to reduce the charge stored on virtual lines to real ground. The dependence of ground bounce noise on voltage, transistor size and temperature was investigated with different MTCMOS circuit technique. The peak amplitude of ground bounce noise was reduced up to 78.82%. The leakage current of the circuit was decreased up to 99.73% and the active power of the circuit was reduced up to 62.32%. Simulation of multiplier with different MTCMOS circuit techniques was performed on 45nm CMOS technology.
出处 《Frontiers of Optoelectronics》 CSCD 2013年第3期327-337,共11页 光电子前沿(英文版)
关键词 multi-threshold complementary metal-oxide-semiconductor (MTCMOS) mode transition groundbounce noise sleep transistor multi-threshold complementary metal-oxide-semiconductor (MTCMOS), mode transition, groundbounce noise, sleep transistor
  • 相关文献

参考文献18

  • 1Singh H, Agarwal K, Sylvester D, Nowka K J. Enhanced leakagc reduction techniques using intermediate strength power gating.IEEE Transactions on Very Large Scale Integration (VLSI). ystems, 2007, 15(11): 1215-1224.
  • 2Johnson M, Somasekhar D, Chiou L Y, Roy K. Leakage control with efficient use of transistor stacks in single threshold CMOS. IEEE Transactions on Very Large Scale Integration (VLSI). ystems, 2002, 10(1): 1-5.
  • 3Calimera A, Benini L, Macii A, Macii E, Poncino M. Design of a flexible reactivation cell for safe power-mode transition in power- gated circuits. IEEE Transactions on Circuits and Systems I, Regular Papers, 2009, 56(9): 1979 1993.
  • 4Mutoh S, Douseki T, Matsuya Y, Aoki T, Shigematsu S, Yamada J. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. IEEE Journal of Solid-State Cir- cuits, 1995, 30(8): 847-854.
  • 5Pakbaznia E, Pedram M. Design of a tri-model multi-threshold CMOS switch with application to data retentive power gating. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2012, 20(2): 380-385.
  • 6Shi K J, Howard D. Challenges in sleep transistor design and implementation in low-power designs. In: Proceedings of 43rd Annual Design Automation Conference. New York, 2006, 113- 116.
  • 7Kudithipudi D, John E. Implementation of low power digital multipliers using 10 transistor adder blocks. Journal of Low Power Electronics, 2005, 1(3): 286-296.
  • 8Anuar N, Takahashi Y, Sekine T. 4 :4-bit array two phase clocked adiabatic static CMOS logic multiplier with new XOR. In: Proceedings of 18th IEEE/IFIP VLSI System on Chip Conference (VLSI-SOC). Madrid, 2010, 364-368.
  • 9Meher M R, Jong C C, Chang C H. A high bit rate serial-serial multiplier with on-the-fly accumulation by asynchronous cotmters. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2011, 1Q(10): 1733-1745.
  • 10Kim S, Kosonocky S V, Knebel D R, Stawiasz K, Papaefthymiou M C. A multi-mode power gating structure for low-volyage deep- submicron CMOS ICs. IEEE Transactions on Circuits and Wystems II, Express Briefs, 2007, 54(7): 586-590.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部