期刊文献+

Analytical model for high-voltage SOI device with composite-k dielectric buried layer

Analytical model for high-voltage SOI device with composite-k dielectric buried layer
原文传递
导出
摘要 An analytical model for a novel high voltage silicon-on-insulator device with composite-k (relative per mittivity) dielectric buried layer (CK SOl) is proposed. In this structure, the composite-k buried layer is composed by alternating Si3N4 and low-k (k = 2.65) dielectric in the lateral direction. Due to the composite-k buried layer, the breakdown voltage (BV) is improved both by the vertical and lateral direction. Taking the modulation effect of accumulated interface holes into account, an analytical model is developed. In the blocking state, the proposed model revealed the mechanism of hole accumulation above the Si3N4 buried layer and investigated the modulation effect of accumulated holes on the two-dimensional (2-D) potential and electric field distributions. This analytical model is verified by the simulation results. Compared with the low-k dielectric buried layer SO1 (LK SOl), simu lation results show that the BV for CK SOl is enhanced by 21% and the specific on-resistance is reduced by 32%, respectively. An analytical model for a novel high voltage silicon-on-insulator device with composite-k (relative per mittivity) dielectric buried layer (CK SOl) is proposed. In this structure, the composite-k buried layer is composed by alternating Si3N4 and low-k (k = 2.65) dielectric in the lateral direction. Due to the composite-k buried layer, the breakdown voltage (BV) is improved both by the vertical and lateral direction. Taking the modulation effect of accumulated interface holes into account, an analytical model is developed. In the blocking state, the proposed model revealed the mechanism of hole accumulation above the Si3N4 buried layer and investigated the modulation effect of accumulated holes on the two-dimensional (2-D) potential and electric field distributions. This analytical model is verified by the simulation results. Compared with the low-k dielectric buried layer SO1 (LK SOl), simu lation results show that the BV for CK SOl is enhanced by 21% and the specific on-resistance is reduced by 32%, respectively.
出处 《Journal of Semiconductors》 EI CAS CSCD 2013年第9期67-72,共6页 半导体学报(英文版)
基金 supported by the National Natural Science Foundation of China(Nos.60976060,61176069) the National Key Laboratory of Analogue Integrated Circuit,China(No.9140C090304110C0905)
关键词 composite-k dielectric accumulated holes potential well electric field SOI composite-k dielectric accumulated holes potential well electric field SOI
  • 相关文献

参考文献21

  • 1Cristoloveanu S. Silicon on insulator technologies and devices:from present to future. Solid-State Electron, 2001, 45: 1403.
  • 2Nakagawa A, Yasuhara N, Omura I, et al. Prospects of high volt-age power ICs on thin SOI. IEEE IEDM Tech Dig, 1992: 229.
  • 3Merchant S, Arnold E, Baumgart H, et al. Realization of highbreakdown voltage (> 700 V) in thin SOI devices. Proc ISPSD,1991:31.
  • 4Luo J, Cao G, Ekkanath Madathil S N, et al. A high performanceRF LDMOSFET in thin film SOI technology with step drift pro-file. Solid-State Electron, 2003, 47: 1937.
  • 5Zhu R, Khemka V,Khan T, et al. A high voltage super-junctionNLDMOS device implemented in 0.13 fim SOI based smartpower IC technology. Proc ISPSD, 2010: 79.
  • 6Darbandy G, Lime F, Cerdeira A, et al. Study of potential high-k dielectric for UTB SOI MOSFETs using analytical modelingof the gate tunneling leakage. Semicond Sci Technol, 2011,26:115002.
  • 7Zhang S, Sin J K O, Lai T M L, et al. Numerical Modeling oflin-ear doping profiles for high-voltage thin-fllm SOI devices. IEEETrans Electron Devices, 1999, 46(5): 1036.
  • 8Hu X, Zhang B, Luo X,et al. Analytical models for the electricfield distributions and breakdown voltage of triple RESURF SOILDMOS. Solid-State Electron,2012,69: 89.
  • 9Zhang B, Li Z, Hu S, et al. Field enhancement for dielectric layerof high-voltage devices on silicon on insulator. IEEE Trans Elec-tron Devices, 2009, 56(10): 2327.
  • 10Gao Huanmei, Luo Xiaorong, Zhang Wei, et al. A new integratedSOI power device based on self-isolation technology. Journal ofSemiconductors, 2010, 31(8): 084012.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部