期刊文献+

试论非均匀取样周期信号的数字频谱 被引量:7

On the Digital Spectra of Nonuniformly Sampled Periodic Signal
下载PDF
导出
摘要 在许多高速数据采集系统中,由于取样时基抖动等因素影响,取样过程实际上是非均匀的。本文首先介绍这类非均匀取样模型及数字频谱分析的一般原理,然后详细地导出了非均匀取样周期信号的数字频谱表达式,讨论了它们的一些重要特性;最后分析了四种典型的非均匀取样现象,得出了估计非均匀取样周期信号信噪比(S/N)的一般公式及若干结论。本文的思想和有关结论对开展非均匀时间序列分析、谱估计理论研究及高速数据采集系统的设计都有明显价值。 In practice, nonuniform sampling occurs in high speed data acquisition system due to imperfect sampling timebase. In this paper, we first present a mode of nonuniformly sampled signals and basic principle of digital spectrum analysis, and then derive in detail digital spectra representation of nonuniformly sampled periodic signal. Some important properties are explored. Finally, four special but interesting sampling cases are discussed and the signal-to-noise ratio, S/N, is derived in closed form. Several significant conclusions are drawn. The thought and conclusion in this paper are useful for analysing nonuniform time sequence, investigating spectrum estimation and designing high speed data acquisition system.
出处 《电子学报》 EI CAS CSCD 北大核心 1991年第3期42-49,共8页 Acta Electronica Sinica
  • 相关文献

参考文献2

  • 1张有正,信号与系统,1985年
  • 2郑君里,信号与系统.上,1981年

同被引文献18

  • 1林君,别红霞,秦瑞杰.数据采集系统的可测性研究[J].石油仪器,1995,9(1):25-30. 被引量:3
  • 2[1]Y.C.Jenq. Digital spectra ofnonuniformly sampled signals: Fundamentals and high-speed waveform digitizers[J]. IEEE Trans. Instrum. Meas., 1988, 37(6):.245-251.
  • 3[2]Y.C.Jenq. Digital spectra of nonuniformly sampled signals: Robust sampling time offset estimation algorithm for ultra high-speed waveforrn digitizers using interleaving [J]. IEEE Trans. Instrum.Meas., 1990, 39(2): 71-75.
  • 4[3]D.Dallet,Y.berthoumieu. A survey on the dynamic characterization of A/D converters[J]. Measurement, 1998, 24(5): 263-279.
  • 5[5]J.B.Sim?es, Jorge Landeck, et al. Nonlinearity of a Data_Acquisition System with Interleaving/Multiplexing [J]. IEEE Trans. Instrum.Meas.,1997, 46(11): 1274-1279.
  • 6Yang Wenha, Kelly D, Mehr I, et al. A 32 V 340 mW 142 b 75 M sample/s CMOS ADC with 85 dB SFDR at Nyquist input[J]. IEEE J Solid State Circuits, 2001, 36(12) :1931 - 1936.
  • 7AboA M, GrayPR. A1.5V, 10 bit, 14MS/sCMOS pipeline analog-to-digital converter [C] // Proceedings of Symposium on VLSI Circuits Digest of Technical Papers. Honolulu, USA.. IEEE Circuit Soc, 1998:166 - 169.
  • 8Govert K B, Geelen J G M. A fast settling CMOS OpAmp for SC circuits with 90 dB DC gain[J]. IEEE J Solid State Circuits, 1990,25 (6) : 1379 - 1383.
  • 9Waltari M, Halonen K. A 220 M sample/s CMOS sample and hold circuit using double-sampling[J]. Analog Integrated Circuits and Signal Processing, 1999, 31:18-21.
  • 10沈兰荪,数据采集技术,1990年

引证文献7

二级引证文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部