期刊文献+

一种新的的模拟集成电路故障诊断方法

A New Fault Diagnosis Method for Analog Integrated Circuit
下载PDF
导出
摘要 针对现有模拟集成电路BIST设计需占用大量电路资源的不足,首次从幅频特性分析的角度提出一种基于脉冲测试技术的模拟集成电路嵌入式测试方案;从理论上对激励信号和特征频率的确定方法展开分析,给出并证明了测试参数最优化选择策略;该方案无需增加辅助电路,仅利用控制器内部资源实现测试,提高了测试可靠性并节省了硬件成本开销,此外,频域分析消除了输入输出信号必须同步的限制;实验结果表明,该方法诊断速度快,诊断正确率可达到90%。 A feature of existing BIST of analog integrated circuit is hardware excess. To solve this problem a new approach of embedded test in amplitude--frequency characteristics based on pulse testing technology is proposed for the first time in this paper. The optimization selection strategy of test parameters is given and proved in theoretical. The proposed scheme provides self--testing with the processor internal resources. Therefore, the hardware cost is reduced in higher degree and the test reliability is improved at the same time. Furthermore, fre- quency domain analysis eliminates the limitations that the input/output signals must be synchronized. Experimental results demonstrate the diagnosis is fast and accurate rate up to 90%.
机构地区 军械工程学院
出处 《计算机测量与控制》 北大核心 2013年第9期2387-2390,共4页 Computer Measurement &Control
基金 类神经网络结构开放式电路电磁损伤故障自修复研究基金(51207167)
关键词 故障诊断 模拟集成电路 脉冲测试 频谱分析 fault diagnosis analog integrated circuit impulse testing spectral analysis
  • 相关文献

参考文献10

  • 1Yuan J. Tachibana M. A BIST Scheme based on Resistance Match for Current- Mode R- 2R Ladder Digital - to- Analog Converter [A]. Proceedings of 3rd International Conference on Computer Research and Development [C]. Shanghai, 2011: 305 - 309.
  • 2Youbean KIM Kieheol KIM Ineheol KIM Sungho KANG. A New Built-in Self Test Scheme for Phase-Loeked Loops Using Internal Digital Signals [J]. IEICE TRANSACTIONS on Electronics, 2008, Egl-C (10): 1713-1716.
  • 3Dariusz Zaleski, Bogdan Bartosinski. New Applications of Shape Designed Complementary Signals For Testing of Analog Sections In Electronic Embedded Systems [A]. Proceedings of 12th IMEKO TC1 & TC7 Joint Symposium on Man Science & Measurement [C]. Annecy , 2008: 313-320.
  • 4冯长江,李晓峰.模拟电路边界扫描功能性测试模型研究[J].计算机测量与控制,2011,19(10):2337-2339. 被引量:3
  • 5Feng C J, Li X F. Application of Rectangular Pulse in Measurement of Analog Circuit's Bandwidth [A]. The First International Confer- ence on Instrumentation & Measurement, Computer, Communication and Control [C]. Guangzhou, 2011.
  • 6董纬炜.采用距离分类法的伪随机电流注入模拟电路测试[D].长沙:湖南大学,2006.
  • 7Negreiros M, Carro L, Susin A A. Testing analog circuits using spectral analysis [J]. Microelectronics Journal, 2003, 34: 937- 944.
  • 8SunilR. Das, Jila Zakizadeh, Mansour H. Testing Analog and Mixed-Signal Circuits With Built- In Hardware A New Ap- proach [J]. IEEE Transactions on Instrumentation and Measurement, 2007, 56 (3): 840-855.
  • 9杨德才,陈光,谢永乐.阵列乘法器通路时延故障的内建自测试[J].电子与信息学报,2009,31(1):238-241. 被引量:2
  • 10谢涛,何怡刚,姚建刚.基于高阶累积量和改进BP神经网络的模拟电路故障诊断[J].电路与系统学报,2012,17(4):18-22. 被引量:4

二级参考文献18

  • 1张西多,易晓山,胡政.基于IEEE1149.4的混合信号边界扫描测试控制器设计[J].计算机测量与控制,2006,14(5):570-572. 被引量:10
  • 2Paschalis A, Gizopoulos D, and Kranitis N. An effective BIST architecture for fast multiplier cores. Proc. of Design, Automation and Test in Europe Conference, Munich, 1999: 117-121.
  • 3Gizopoulos D, Paschalis A, and Zorian Y. An effective built-in self-test scheme for parallel multipliers. IEEE Trans. on Computers, 1999, 48(9): 936-950.
  • 4Psarakis M, Gizopoulos D, and Paschalis A, et al. Robust and low-cost BIST architectures for sequential fault testing in datapath multipliers. IEEE VLSI Test Symposium, Los Angles, 2001: 15-20.
  • 5Pomeranz I and Reddy S M. Effectiveness of scan-based delay fault tests in diagnosis of transition faults. IET Computers & Digital Techniques, 2007, 1(5): 537-545.
  • 6Konuk H. On invalidation mechanisms for nonrobust delay tests. International Test Conference, Atlantic, 2000: 393-399.
  • 7Hansen M, Yalcin H, and Hayes J. Unveiling the ISCAS-85 benchmarks: a case study in reverse engineering. IEEE Design and Test of Computers, 1999, 16(3): 72-80.
  • 8Pomeranz I and Reddy S M. An efficient nonenumerative method to estimate the path delay fault coverage in combinational circuits. IEEE Trans. on CAD, 1994, 13(2): 240-250.
  • 9Robert J. A Method of Extending an 1149. 1 Bus for Mixed-Signal Testing [A] .International Test Conference [C]. 1996: 410 -416.
  • 10Bishop C M. Neural Networks for Pattern Recognition [M]. Oxford:Oxford University Press. 1995. 15-63.

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部