1A. Nitayama, Y. Kohyama, K. Hieda, Future directions for DRAM memory cell technology, IEDM Tech. Dig. (1998) 355-358.
2E. Yoshida, T. Tanaka, A capacitorless IT-DRAM technology using gate-induced drain-leakage (GIDL)current for low-power and high-speed embedded memory, Electron Devices, IEEE Trans. 53 (4) (2006) 692-697.
3T. Tanaka, E. Yoshida, T. Miyashita, Scalability study on a capacitorless IT-DRAM: From single-gate PD-SOI to double-gate FinDRAM, in: Electron Devices Meeting, IEDM Technical Digest. IEEE International (2004) 919-922.
4S. Okhonin, M. Nagoga, J.M. Sallese, P. Fazan, A capacitorless 1T-DRAM cell, IEEE Electron Device Letters 23 (2) (2002) 85-87.
5E. Yoshida, T. Tanaka, A design of a capacitorless 1T-DRAM cell using gate-induced drain leakage (GIDL) current for low-power and high-speed embedded memory, IEDM Tech. Dig. (2003) 913-916.
6T. Shino, T. Higashi, N. Kusunoki, K. Fujita, T. Ohsawa, N. Aoki, H. Tanimoto, Y. Minami, T. Yamada, M. Morikado, et al., Fully-depleted FBC (floating body cell) with enlarged signal window and excellent logic process compatibility, in: Electron Devices Meeting, IEDM Technical Digest. IEEE International (2004) 281-284.
7I. Ban, U.E. Avci, U. Shah, C.E. Barns, D.L. Kencke, P. Chang, Floating body cell with independently-controlled double gates for high density memory, IEDM Tech. Dig. (2006) 573-576.
8J.G. Fossum, Z.C. Lu, V.P. Trivedi, New insights on capacitorless floating-body DRAM cells, IEEE Electron Device Letters 28 (6) (2007) 513-516.
9N.Z. Butt, M.A. Alam, Scaling limits of double-gate and surround-gate Z-RAM cells, IEEE Trans. Electron Devices 54 (9) (2007) 2255-2262.
