片上网络存储器的BIST电路设计

BIST Circuit Design for Network-on-chip Memory

片上网络(Network-on-Chip,NoC)作为解决片上系统存在的问题而提出的一种解决方案,正受到越来越多的关注,测试技术是NoC设计工作的重要组成部分.该设计针对NoC系统中SRAM存储器模块,研究了SRAM的故障模型,建立了片上网络通信架构的功能模型,复用片上网络作为测试存取路径,设计完成了基于March C+算法的BIST电路设计.该方案采用Verilog语言完成设计,并且在基于FPGA的NoC系统平台上实现了对SRAM的测试.实验结果表明,在面积开销增加较小的情况下,该方法具有较高的故障覆盖率.

Network-on-chip（Network-on-chip,NoC）as a solution to solve the problems of System-on-chip , the test technology based on network-on-chip has caused more and more attention. Test technology of NoC is one of the important parts. In this method, we research on fault model of SRAM memory and establish the functional model of NoC＇s communication architecture, design the BIST circuit reusing network-on-chip as TAM （Test Access Mechanism） to test SRAM memory based on March C ＋ algorithnx This method was designed by verilog language, and implement the test in NoC system platform based on FPGA. Experiment results show that this method has a high fault coverage with the small increase in area overhead.