1Slimane-Kadi M, Brasen D, and Saucier G. A fast-FPGA prototyping system that uses inexpensive high-performance FPIC. Proc. 2nd Annual Workshop on FPGAs, Berkeley, 1994: 147-156.
2Chinnery D and Keutzer K. Closing the Gap Between ASIC and Custom Tools and Techniques for High-Performance ASIC Design. Netherland: Kluwer Academic Publishers, 2002 157-158.
3Altera Corporation. Hardcopy series handbook, http://www. altera.com.cn/literature/hb/hrd/hc_handbook.pdf, 2008, 9.
4Kuon I and Rose J. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 203-215.
5Hamdy E and McCollum J, et al.. Dielectric based antifuse for logic and memory IC. International Electron Devices Meeting Technical Digest, San Francisco, 1988: 786-789.
6Birkner J and Chan A, et al.. A very-high-speed field-programmable gate array using metalto-metal antifuse programmable elements. Microelectronics Yournal, 1992, 23(7): 561-568.
7Birkner J and Chua H T. Programmable array logic circuit. U.S.Patent, 4124899, 1978.
8Brown S and Rose J. FPGA and CPLD architectures. A tutorial. IEEE Design and Test of Computers, 1996, 12(2): 42-57.
9Frohman-Dentchkowsky D. A fully-decoded 2048-bit electrically programmable MOS ROM. IEEE International Solid State Circuits Conference Digest of Technical Papers, Philadelphia, 1971: 80-81.
10Guterman D C and Rimawi L H, et al.. An electrically alterable nonvolatile memory cell using a floating-gate structure. IEEE Transactions on Electron Devices, 1997, 26(4): 576-586.
