期刊文献+

一种基于参考切片相容的测试数据压缩方法

A Method Based on Reference Slice Compatibility for Test Data Compression
下载PDF
导出
摘要 为了减少集成电路测试数据量,本文提出一种基于参考切片相容的广播式编码压缩方法。以使用两个扫描切片作为参考切片为例介绍了对该编码方法进行了介绍。当测试图形的切片与参考切片直接相容或移位相容时,仅使用3或5比特长度的码字对其编码以实现压缩;提出一种参考切片无关位回溯赋值的方法以保证一致性。针对所提出的编码压缩方案设计了相应的解压缩电路。通过实验数据证实了该方案的有效性。 Aiming at reducing test data storage volume, this paper proposes a broadcast coding method based on reference slice compatibility. Firstly the paper takes using two reference slices for example in order to introduce the method. If a scan slice is compatible with either of the slice or either' s "Shift - One - Bit" result, it can be coded with only three or five bits ; it also proposes a backtracking method to assign the don' t - care bits in the reference slices to guarantee the coherence. Then a decompression circuit corresponding to the proposed scheme is designed. At last, the simulation result validities the proposed method.
出处 《网络新媒体技术》 2013年第5期55-60,共6页 Network New Media Technology
关键词 测试数据压缩 自动测试设备 有限状态机 无关位 test data compression, Auto Test Equipment (ATE), Finite State Machine (FSM), don't care bit
  • 相关文献

参考文献9

  • 1于静,梁华国,蒋翠云.基于测试向量压缩的多核并行测试[J].计算机辅助设计与图形学学报,2007,19(2):210-214. 被引量:3
  • 2Zhang Ling,KUANG Ji-shun. Test-Data Compression Using Hybrid Prefix Encoding for Testing Embedded Cores[A].2010.607-611.
  • 3Rajski J,TyszerJ,Kassab M. Embedded deterministic test[J].{H}IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2004,(05):776-792.
  • 4刘军,韩银和,李晓维.动态更新参考切片的IP核测试数据压缩方法[J].计算机辅助设计与图形学学报,2010,22(11):2013-2020. 被引量:2
  • 5W.Daehn,J.Mucha. Hardware test pattern generation for built-in testing[A].1981.110120.
  • 6Jiri Jenicek,Ondrej Novak. Test Pattern Compression Based on Pattern Overlapping[A].2007.
  • 7Jiri Jenicek,Ondrej Novak. COMPAS-Advanced Test Compressor[A].2010.
  • 8M.Chloupek,o.Novak. Scan chain configuration method for broadcast decompressor architecture[A].2011.
  • 9Martin Chloupek,Ondrej Novak. Test Pattern Compression Based on Pattern Overlapping and Broadcasting[A].2011.

二级参考文献14

  • 1韩银和,李晓维.测试数据压缩和测试功耗协同优化技术[J].计算机辅助设计与图形学学报,2005,17(6):1307-1311. 被引量:15
  • 2方建平,郝跃,刘红侠,李康.应用混合游程编码的SOC测试数据压缩方法[J].电子学报,2005,33(11):1973-1977. 被引量:20
  • 3Larsson E,Arvidsson K,Fujiwara H,et al.Efficient test solutions for core-based designs[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2004,23(5):758-775.
  • 4Huang Y,Cheng W T,Tsai C C,et al.Resource allocation and test scheduling for concurrent test of core-based SOC design[C]//Proceedings of the 10th Asian Test Symposium,Kyoto,2001:265-270.
  • 5Zeng Gang,Ito H.Concurrent core test for test cost reduction using merged test set and scan tree[C] //Proceedings of the 23rd International Conference on Computer Design,San Jose,2005:143-146.
  • 6Larsson A,Larsson E,Eles P,et al.SOC test scheduling with test set sharing and broadcasting[C] //Proceedings of the 14th Asian Test Symposium,Calcutta,2005:162-169.
  • 7Hellebrand S,Liang Huaguo,Wunderlich Hans Joachim.A mixed mode BIST scheme based on reseeding of folding counters[C]//Proceedings of IEEE International Test Conference,Atlantic,2000:778-784.
  • 8Abramovici M,Breuer M,Friedman A.Digital systems testing and testable design[M].New York:Computer Science Press,1990.
  • 9Li L,Chakrabarty K.Test data compression using dictionaries with fixed-length indices[C] //Proceedings of the 21st IEEE VLSI Test Symposium,Napa Valley,2003:219-224.
  • 10Chen C A,Gupta S K.Efficient BIST TPG design and test set compaction via input reduction[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1998,17(8):692-705.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部