期刊文献+

基于BiCMOS工艺的光接收机前端电路 被引量:1

Design and Realization of Optical Receiver Front-end Circuit in Standard SiGe BiCMOS
下载PDF
导出
摘要 基于IBM 0.18μm SiGe BiCMOS工艺设计,实现了光接收机模拟前端,电路整体结构包括差分共射跨阻放大器(TIA)、限幅放大器(LA)以及输出缓冲级(Buffer)。采用SiGe异质结双极晶体管(HBT)作为输入级的差分共射跨阻放大器大大地减小了输入电阻,更好地展宽了频带。仿真结果表明,在1.8V电源电压供电下,驱动50Ω电阻和10pF电容负载时光接收机前端跨阻增益为74.59dB,带宽为2.4GHz,功耗为39.6mW。在误码率为10-9、输入电流为50μA的条件下,光接收机前端电路实现了3Gb/s的数据传输速率。实测结果表明,光接收机的-3dB带宽为1.9GHz。芯片面积为910μm×420μm。 An optical receiver front-end circuit is designed and fabricated in IBM 0. 18 /~m SiGe BiCMOS technology. The whole circuit consists of a transimpedance amplifier (TIA) with differential common-source configuration, four limiting amplifiers and an output buffer. SiGe heterojunction bipolar transistors (HBTs) with better high-frequency performance are used for the differential input pair, thus reducing the equivalent input resistance, and effectively expan- ding the bandwidth of the optical receiver. The simulation results indicate that the optical receiv- er terminated with 50 ~1 load resistance and 10 pF load capacitance has a transimpedance gain of 74.59 dB, and a --3 dB bandwidth of 2.4 GHz. The optical receiver successfully realizes 3 Gb/s data rate with a bit-error rate of 10-9 at incident current of 50/~A. The fabricated optical receiver has 910 /~mX420 /~m chip area, and consumes 39.6 mW at 1.8 V supply. The experimental re- sults show that the optical receiver front-end achieves a --3 dB bandwidth of 1.9 GHz.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2013年第5期436-440,共5页 Research & Progress of SSE
基金 国家自然科学基金资助项目(61036002 61106052) 天津市基础研究重点项目(11JCZDJC15100)
关键词 光接收机 跨阻放大器 差分共射结构 锗硅 双极互补金属氧化物半导体 optical receiver transimpedance amplifier differential common-source configura-tion SiGe BiCMOS
  • 相关文献

参考文献4

二级参考文献18

  • 1余长亮,毛陆虹,肖新东.一种新颖全差分光电集成接收机的标准CMOS实现[J].光电子.激光,2009,20(4):432-435. 被引量:4
  • 2Behzad Razavi. Prospects of CMOS technology for high-speed optical communication circuits[J]. IEEE Journal of Solid-state Circuits, 2002,37(9) : 1135-1145.
  • 3Henrickson L, Shen D, Nellore U, et al. Low-power fully integrated 10-Gb/s SONET/SDH transceiver in 0. 13 μm CMOS[J].IEEE Journal of Solid-State Circuits, 2003,38 (10) : 1595- 1601.
  • 4Woodward T K, Krishnamoorthy A V. 1 Gb/s integrated optical detectors and receivers in commercial CMOS technologies[J].IEEE Journal of Selected Topics in Quantum Electronics,1999, 5(2) :146-156.
  • 5Carolien Hermans, Paul Leroux, Michiel Steyaert. Gigabit photodiodes in standard digital nanometer CMOS technologies[A]. 33rd Conference on European Solid-State Device Research[C]. 2003,51-54.
  • 6Cathleen Rooman, Daniel Coppee and Maarten Kuijk. Asynchronous 250-Mb/s optical receivers with Integrated detector in standard CMOS technology for optocoupler applications[J]. IEEE Journal of Solid-State Circuits,2000,35(7) :953-954.
  • 7MAO Lu-hong, CHEN Hong-da, WU Rong-han, et al. Simulation and design of a CMOS process compatible high-speed Si-photodetector[J].2002,23(2) : 193-197.
  • 8Zimmermann H. Integrated high-speed, high-sensitivity photodiodes and optoelectronic integrated circuits [J].Sensors and Materials,200], 13(4) : 189-195.
  • 9Sung Min Park, Hoi-Jun Yoo. 1.25 Gb/s regulated cascade CMOS transimpedance amplifier for gigabit ethernet applications[J]. IEEE Journal of Solid-State Circuits, 2004,39 ( 1 ) : 112-121.
  • 10Belini V L, Romero M A. Design of active inductors using CMOS technology[J].IEEE Proceedings of the 15th Symposium on Integrated Circuits and Systems Design[C]. 2002,296- 301.

共引文献5

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部