期刊文献+

硅化钛场板的工艺条件与特性研究

A Study on Process Conditions and Properties of TiSi Field Plate
下载PDF
导出
摘要 场板的制备工艺与特性研究对提高RF LDMOS大功率器件的可靠性与耐高压性有重要意义。文中制备了一种"Si衬底-SiO2-多晶-硅化钛-金属"结构的场板,分析了其工艺条件对特性的影响,并优化其工艺条件。实验表明:PESiO2加200 nm的多晶介质层具有较好的BT CV稳定性,多晶注入后退火温度与硅化钛退火温度的提高不利于场板电阻与平带电压的稳定性。优化后的工艺条件下,该场板结构具有较好的可靠性与耐高压性。 The study of process and property of filed plate on the reliability and high voltage resistance of high power RF LDMOS device is significant. In this paper, a field plate with the structure of"Si -SiO2-POLY- TiSi-Metal" was fabricated, the effects of process conditions on properties of field plate were analyzed, and the process conditions were optimized. The experiment results show that, dielectric of PESIO2 with 200 nm poly have better BT CV stability, the raising of annealing temperature after poly implantation and TiSi can weaken the stability of resistance and fiat belt voltage. The field plate fabricated in the optimized process conditions has excellent reliability and high voltage resistance.
出处 《电子与封装》 2013年第10期33-35,共3页 Electronics & Packaging
关键词 硅化钛 场板 CV特性 稳定性 TiSi field plate CV property stability
  • 相关文献

参考文献3

二级参考文献17

  • 1吴秀龙,陈军宁,孟坚,高珊,柯导明.SOI LDMOS晶体管耐压结构的研究[J].半导体技术,2005,30(3):27-31. 被引量:4
  • 2卓伟,刘光廷,徐晓东.场板的设计和分析[J].半导体技术,1995,11(4):29-31. 被引量:2
  • 3郭宇锋,张波,方健,杨舰,李肇基.界面电荷耐压模型:SOI高压器件纵向耐压新理论[J].固体电子学研究与进展,2006,26(1):11-15. 被引量:2
  • 4Zhou M J,De Bruycker A,Van Calster A. Witters J,Sehols G. Brealdown Walkout and Its Reduction High-Voltage Pldmos Transistors on Thin Epitaxial Layer[J]. Electronics Letters, July 1992,28(16) : 1537-1538.
  • 5Schwantes Stefan, Florian Tobias, Stephan Thilo, Graf Michael, Volker Dudek. Analysis and Optimization of the Back- Gate Effect on Lateral High-Voltage SOI Devices[J]. IEEE Transactions on Electron Devices,JULY 2005,52(7).
  • 6Popescu A,Udrea F,Milne W. A Numerical Study of the RESURF Effect in Bulk and SOI Power Deviees[J]. IEEE, 1997: 127-130.
  • 7Merchant S, Arnold E, Baumgart H, Mukherjee S, Pein H, Pinker R. Realization of High Breakdown Voltage (>700 V) in Thin SOI Devices[J]. IEEE, 1991: 31-35.
  • 8Guo Yufeng, Li Zhaoji, Zhang Bo. A New Two Dimensional Analytical Breakdown Model of SOI RESURF Deviees[C]// Communications, Cireuits and Systems, ICCCAS 2007:1278- 1282.
  • 9HOSSAIN Z, IMAM M, FULTON J, et al. Doubleresurf 700V n-channel LDMOS with best-in-class onresistance [C]. Proc ISPSD, 2002:137-140.
  • 10XU H P, MA V W Y, SUN I S M, et al. Superjunction LDMOS with drift region charge-balanced by distri buted hexagon p-islands[C]// Proc EDSSC. 2003:313-316.

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部