期刊文献+

堆叠式内存制造中炉管非选择性半球状多晶硅片数效应

Batch Type Non-selective Hemispherical Grain Polysilicon Loading Effect and Solution for Stacked DRAM Mass Production
下载PDF
导出
摘要 随着动态随机存取存储器(内存)线宽的缩小,需要半球状多晶硅等新技术来增大电容。当前对选择性半球状多晶硅论述较多,非选择性半球状多晶硅则较少提到。文中讲述的是炉管非选择性半球状多晶硅在0.13μm堆叠式内存上的实际应用,侧重于解决片数效应。炉管非选择性半球状多晶硅的下电极阻值具有非常严重的片数效应,电容的下极板电阻从炉管底部向上增高,并随着产品片数的增加而增高,导致上部产品良率偏低,一个制程只能生产一批产品。通过对非选择性半球状多晶硅的制程原理及硬件构造进行分析,发现片数效应是由于籽晶沉积阶段的硅烷流量通常非常小,只有10~15标准毫升,它在硅片上的分布密度会随着产品的增多而沿气流方向减少,沿气流方向的硅片只好通过增加籽晶和迁移步骤的温度来拉起更多的基体硅进入半球体,相应的剩余基体硅就会变薄,这就导致了下电极阻值的增高。文章根据该发现,提出了炉管非选择性半球状多晶硅片数效应的解决方法。 Because advanced DRAM technology continue to shrink the cell area, capacitance enhancement technology such as hemispherical grain polysilicon need to be applied. There are many papers to study selective hemispherical grain polysilicon, but the papers of batch type non-selective Hemispherical grain polysilicon are few. This paper mainly solves batch type non-selective hemispherical grain polysilicon loading effect issue for 0.13 gm stacked DRAM mass production. The electrode resistance trends up along with batch size increasing. The wafer yield drops remarkably if the batch size is over 25 pieces. From hardware and experiment data analysis, this paper finds the seeding silane flow is the root cause. It is too small to cover the full boat along with product surface increasing. Based on the finding, this paper summary the solution of the loading effect of batch type non-selective hemispherical grain polysilicon for mass production.
出处 《电子与封装》 2013年第10期44-48,共5页 Electronics & Packaging
关键词 炉管 堆叠式内存 非选择性半球状多晶硅 片数效应 furnace stacked DRAM non-selective hemispherical grained polysilicon loading effect
  • 相关文献

参考文献12

  • 1Hirohito Watanabe, etc. An Advanced Technique for Fabricating Hemispherical-Grained(HSG) Silicon Storage Electrodes [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, FEBRUARY 1995.
  • 2Yamamoto,etc. Low-Temperature Metal/ON/HSG- Cylinder Capacitor Process for High Density Embedded DRAMs[M]. Symposium on VLS1 Technology Digest of Technical Papers, 1999.
  • 3Banerjee, etc. Fabrication and performance of selective HSG storage cells for 256 Mb and 1 Gb DRAM applications [J]. Electron Devices, IEEE Transactions, Mar 2000.
  • 4Hirohito Watanabe, etc. Hemispherical Grained Si Formation on in-situ Phosphorus Doped Amorphous-Si Electrode for 256Mb DRAM'S Capacitor[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, JULY 1995.
  • 5Shigehiko Saida, Tsutomu Sato, Muneharu Sato, and Masaru Kito. Embedded Trench DRAMs for Sub-0.10 μm Generation by Using Hemispherical-Grain Technique and LOCOS Collar Process[J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, AUGUST 2001.
  • 6M Gutsche etc. Capacitance Enhancement Techniques for Sub- 100nm Trench DRAMs[J]. IEEE,2001.
  • 7A Sakai, etc. Growth kinetics of Si hemispherical grains on clean amorphous-Si surfaces[J]. J. Vacuum Science& Technol. 1993.
  • 8季峰强,黄其煜,范建国,庄燕萍.炉管制程工艺中的片数效应及其优化方案[J].电子与封装,2008,8(10):24-27. 被引量:1
  • 9Larry M. Ge. Online characterization of HSG polysilicon by AFM[M]. In-Line Methods and Monitors for Process and Yield Improvement, August 1999.
  • 10季峰强.O.13gmDRAM技术中HSG电容制程应用及优化方案[D].上海交通大学硕士论文,2008.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部