期刊文献+

面向助听器应用的低功耗自动增益控制环路 被引量:1

A Low Power Automatic Gain Control Loop for Hearing Aid Device
下载PDF
导出
摘要 自动增益控制环路是由可变增益放大器和负反馈回路构成的闭环系统,被广泛应用于助听器、磁盘驱动电路及各类无线通信电路。采用SMIC 0.13μm 1P8MCMOS工艺,设计了一款用于助听器SOC的低功耗自动增益控制环路。该电路采用数字反馈回路进行增益控制。后仿真结果表明,在1V电源电压下,输入信号为8kHz,输出信号峰峰值为126mV时,电路的无杂散动态范围为68.415dB,总谐波失真为68.397dB,整体功耗为290μW,满足助听器SOC的应用需求。 A low power automatic gain control loop for hearing aid device was implemented in SMIC's 0. 13 μm 1PSM CMOS process, in which digital feedback loop was adopted for gain control. Post-layout simulation showed that, when operating at 1 V supply voltage, the circuit had an SFDR of 68. 415 dB and a THI) of 68. 397 dB for 8 kHz input frequency and 126 mV (Vp-p) output, and its total power was 290 μW, meeting requirements of hearing aid SOC.
出处 《微电子学》 CAS CSCD 北大核心 2013年第4期464-467,共4页 Microelectronics
基金 国家自然科学基金资助项目(61001052) 北京市自然科学基金资助项目(4123096)
关键词 助听器 自动增益控制 数字反馈回路 Hearing aid Automatic gain control Digital feedback loop
  • 相关文献

参考文献7

  • 1KIM S,LEE J Y,SONG S J,et al.An energy-efficient analog front-end circuit for a sub-1V digital hearing aid[J].IEEE J Sol Sta Circ,2006,41(4):876-882.
  • 2KIM S,LEE J Y,NAM J C,et al.A full integrated digital hearing aid chip with human factor considerations[J].IEEE J Sol Sta Cire,2008,43(1):266-274.
  • 3SILVA-MARTINEZ J,SOL(I)S-BUSTOS S,SALCEDO-SUNER J,et al.A CMOS hearing aid device[J].Analog Integr Cire & Signal Process,1999,21(2):163-168.
  • 4SERRA-GRAELLS F,HUERTAS J L.Low voltage CMOS subthreshold log amplification and AGC[J].IEEE Proc Circ Dev Syst,2005,52(1):61-70.
  • 5BAKER M W,SARPESHKAR R.Low-power singleloop and dual-loop AGCs for bionic ears[J].IEEE J SOl Sta Circ,2006,41(9):1983-1990.
  • 6高大明.具有自律功能的自动增益放大器的设计与研究[D].博士论文.北京:中国科学院微电子研究所,2006.
  • 7RAZAVI B.Design of analog CMOS and integrated circuit[M].New York:McGraw-Hill Company Inc.,2001.

同被引文献5

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部