期刊文献+

一种X波段小型化频率综合器的设计

Design of a Miniaturized X-Band Frequency Synthesizer
下载PDF
导出
摘要 介绍了一种低杂散的小型化X波段频率综合器。基于SMT工艺,采用间接频率合成技术,使用锁相环、压控振荡器芯片、3阶无源环路滤波器和前置分频器实现频率综合。介绍了小型化的设计思路。仿真和测试结果表明,设计的频率综合器输出频率为9.2GHz,相位噪声优于-87dBc/Hz@10kHz,杂散优于-87.5dBc。该电路具有相噪低、杂散低、结构简单等优点,可广泛应用于通信、雷达等领域。 A practical miniaturized low spur X-band frequency synthesizer based on SMT was presented. In this design, phase-locked loop, voltage controlled oscillator, 3^rd-order passive loop filter and prescaler were used to realize frequency synthesis. Simulation and test results showed that the frequency synthesizer had an output frequency of 9. Z GHz, a phase noise less than -87 dBc/Hz @ 10 kHz, and a spur below -87. 5 dBc. With low phase noise, low spur and simple structure, the circuit is applicable for communication and radar systems.
出处 《微电子学》 CAS CSCD 北大核心 2013年第4期513-515,共3页 Microelectronics
关键词 小型化 锁相环 频率综合器 Miniaturization Phase-locked loop Frequency synthesizer
  • 相关文献

参考文献5

  • 1BANNEREDD.PLL performance,simulation,and design[M].3rd Ed.USA:National Semiconductor,2003.
  • 2安建平,金松,沈毅龙,田正容,费元春.一种宽频带捷变频雷达频率合成器[J].北京理工大学学报,1997,17(6):775-779. 被引量:6
  • 3杨远望,蔡竟业,任威,徐锐敏.X~Ku波段宽覆盖捷变频频率合成器研制[J].电子科技大学学报,2007,36(4):709-712. 被引量:10
  • 4KRATYUK V,HANUMOLU P K,MOON U K,et al.A low spur fractional-N frequency synthesizer architecture[C]//IEEE Int Symp Circ Syst.Kobe,Japan.2005:2807-2810.
  • 5HALLADAY K,BURMAN D.Design loop filters for PLL frequency synthesizers[J].Microwaves & RF,1999,38(9): 98-104.

二级参考文献13

  • 1蔡竟业,杨金,柬朱,学勇,管庆.国家精品课程《数字信号处理》的建设与实践[J].电子科技大学学报(社科版),2005,7(S1):52-54. 被引量:19
  • 2费元春,微波固态频率源.理论.设计.应用,1994年
  • 3郭衍莹,现代电子设备的频率稳定性,1989年
  • 4秦士,相位噪声(译),1982年
  • 5KHITROVSKIY V A.Circuitry and technological aspects of frequency synthesizers design for modern radars[C]//Proceedings of the fifth International Symposium Physics and Engineering of Microwave,Millimeter and Submillimeter Waves.[S.l]:IEEE,2004:223-225.
  • 6STEFAN S,AANDREAS S.High-speed FMCW radar frequency synthesizer with DDS based linearization[J].IEEE Microwave and Wireless Components,2007,17(5):397-399.
  • 7TSANG K F,YUEN C M.A low-voltage fast switching frequency synthesizer for FH-SS applications[J].IEEE Transactions on Circuits and Systems-Ⅱ:Express Briefs,2006,53(12):1431-1435.
  • 8BANERJEE D.PLL Performance,Simulation,and Design.[M].Fourth Edition.New York:National Semiconductor,2006:50-80.
  • 9TOROSYAN A,WILLSON A N J.Exact analysis of DDS spurs and SNR due to phase truncation and arbitrary phase-to-amplitude errors[C]//Proceedings of Frequency Control Symposium and Exposition.[S.l.]:IEEE,2005:50-58.
  • 10OBOTE S,SUMI Y,SYOUBU K,et al.Dual loop DSP-PLL with wide frequency acquisition range and fast frequency acquisition[C]//Proceedings of IEEE,International Symposium Circuits and Systems.[S.l.]:IEEE.1998:393-396.

共引文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部