期刊文献+

反熔丝FPGA布局布线算法研究 被引量:3

Research of Placement and Routing Algorithms for Antifuse FPGA
下载PDF
导出
摘要 介绍了反熔丝FPGA及其布局布线算法的研究现状,讨论了目前最为流行的FPGA布局布线的基本原理与实现方式。针对反熔丝FPGA的结构对布局布线算法进行了改进,并在CAD实验平台上实现了改进算法。为了验证改进算法的性能,提出一种常见结构的反熔丝FPGA,并针对几个典型电路进行布局布线。实验结果表明,改进算法可以提高反熔丝FPGA布局布线的效率以及电路速度。 Current progress o'f the development of antifuse FPGA and its placement and routing algorithms were described. Fundamental principles and implementation methods of the most popular placement and routing algorithm were discussed. Placement and routing algorithms were modified to adapt for antifuse FPGA. The modified algorithms were realized on CAD experimentation platform. To test performance of the modified algorithm, a typical antifuse FPGA was proposed to conduct several placement and routing experiments on some classic circuits. Experimental results showed that modified algorithms could optimize the efficiency of placement and routing and improve speed of the circuit.
出处 《微电子学》 CAS CSCD 北大核心 2013年第4期550-553,557,共5页 Microelectronics
基金 中央高校基本科研业务费专项项目(103.1.2E022050205)
关键词 布局算法 布线算法 反熔丝 FPGA CAD Placement algorithm Routing algorithm Antifuse FPGA CAD
  • 相关文献

参考文献8

  • 1WANG J J,CRONQUIST B,MCCOLLUM J,et al.Radiation tolerant antifuse FPGA[R].Sunnyvale:Actel Corp.,2002.
  • 2BETZ V,ROSE J,MARQUARDT A.深亚微米FPGA结构与CAD设计[M].王伶俐,译.北京:电子工业出版社,2008.
  • 3PEDRAM M,NOBANDEGANI B S,PREAS B T.Design and analysis of segmented routing channels for row-based FPGA's[J].IEEE Trans Computer-Aided Design Integr Circ & Syst,1994,13(12):1470-1479.
  • 4SHARMA A,HAUCK S,EBELING C.Architecture adaptive routability-driven placement for FPGAs[C]//Int Conf Field Program Logic & Appl.2005:427-432.
  • 5MCMURCHIE L,EBELING C.PathFinder:a negotiation-based performance-driven router for FPGAs[C]//Proc 3rd Int ACM Symp Field-Program Gate Arrays.New York,NY,USA.1995:111-117.
  • 6KIRKPATRICK S,GELATT C D,VECCHI M P.Optimization by simulated annealing[J].Science,1983,220(4598):671-678.
  • 7LAM J,DELOSME J M.Performance of a new annealing schedule[C]// Proc 25th ACM/IEEE Des Autom Conf.1988:306-311.
  • 8GAMAL A E,GREENE J,REYNERI J.An architecture of electrically configurable gate array[J].IEEEJ Sol Sta Circ,1989,24(2):394-398.

同被引文献23

  • 1洪晟彦,唐璞山,王伶俐,童家榕.带总线资源的现场可编程门阵列的布局软件[J].微电子学,2006,36(4):424-427. 被引量:1
  • 2汪宇,王伶俐,童家榕.一种新型FPGA逻辑单元结构的装箱工具[J].复旦学报(自然科学版),2006,45(4):529-532. 被引量:3
  • 3倪刚,童家榕,来金梅.通用的FPGA逻辑单元映射工具[J].复旦学报(自然科学版),2006,45(4):533-537. 被引量:1
  • 4胡欣,来金梅,陈苑锋,王波,童家榕.适用于数据通路的可编程逻辑器件FDP100K软件系统[J].电子学报,2007,35(5):827-832. 被引量:2
  • 5LUO L J, ZHOU Q, CAI Y C, et al. A novel teehnique integrating buffer insertion into timing driven placement [C] // IEEE Int Symp Cire Syst. Island of Kos, Greece. 2006.
  • 6WANG Y B, CAI Y C, HONG X L. An interconnect optimization algorithm in SOC layout design [J]. Chinese J Semieond, 2003, 24(5): 550-555.
  • 7KONGT M, HONG X L, QIAO C G. VEAP: a global optimization based placement algorithm for standard cell design [C] // Proc Asia South Pacific Des Automa Conf. 1997: 277-280.
  • 8ZHOU Q, LUO L J, HONG X Let al. Better initial placement algorithm for large-scale mixed-mode detailed placement [J]. Chinese J Semicond, 2004, 25 (7) : 784-789.
  • 9BRENNER U, VYGEN J. Legalizing a placement with minimum total movement [J]. IEEE Trans Comp Aid Des Integr Circ Syst, 2004, 23(12): 1597-1613.
  • 10ALPERT C J, MEHTA D P, SAPATNEKAR S S. Handbook of algorithms for physical design automation[M]. New York: CRC Press, 2008.

引证文献3

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部