期刊文献+

A high performance HfSiON/TaN NMOSFET fabricated using a gate-last process

A high performance HfSiON/TaN NMOSFET fabricated using a gate-last process
下载PDF
导出
摘要 A gate-last process for fabricating HfSiON/TaN n-channel metal-oxide-semiconductor-field-effect transistors (NMOSFETs) is presented. In the process, a HfSiON gate dielectric with an equivalent oxide thickness of 10 ? was prepared by a simple physical vapor deposition method. Poly-Si was deposited on the HfSiON gate dielectric as a dummy gate. After the source/drain formation, the poly-Si dummy gate was removed by tetramethylammonium hydroxide (TMAH) wet-etching and replaced by a TaN metal gate. Because the metal gate was formed after the ion-implant doping activation process, the effects of the high temperature process on the metal gate were avoided. The fabricated device exhibits good electrical characteristics, including good driving ability and excellent sub-threshold characteristics. The device’s gate length is 73 nm, the driving current is 117 μA/μm under power supply voltages of VGS=VDS=1.5 V and the off-state current is only 4.4 nA/μ. The lower effective work function of TaN on HfSiON gives the device a suitable threshold voltage (~ 0.24 V) for high performance NMOSFETs. The device’s excellent performance indicates that this novel gate-last process is practical for fabricating high performance MOSFETs. A gate-last process for fabricating HfSiON/TaN n-channel metal-oxide-semiconductor-field-effect transistors (NMOSFETs) is presented. In the process, a HfSiON gate dielectric with an equivalent oxide thickness of 10 ? was prepared by a simple physical vapor deposition method. Poly-Si was deposited on the HfSiON gate dielectric as a dummy gate. After the source/drain formation, the poly-Si dummy gate was removed by tetramethylammonium hydroxide (TMAH) wet-etching and replaced by a TaN metal gate. Because the metal gate was formed after the ion-implant doping activation process, the effects of the high temperature process on the metal gate were avoided. The fabricated device exhibits good electrical characteristics, including good driving ability and excellent sub-threshold characteristics. The device’s gate length is 73 nm, the driving current is 117 μA/μm under power supply voltages of VGS=VDS=1.5 V and the off-state current is only 4.4 nA/μ. The lower effective work function of TaN on HfSiON gives the device a suitable threshold voltage (~ 0.24 V) for high performance NMOSFETs. The device’s excellent performance indicates that this novel gate-last process is practical for fabricating high performance MOSFETs.
出处 《Chinese Physics B》 SCIE EI CAS CSCD 2013年第11期536-540,共5页 中国物理B(英文版)
基金 Project supported by the Beijing Natural Science Foundation,China(Grant No.4123106) the National Science and Technology Major Projects of the Ministry of Science and Technology of China(Grant No.2009ZX02035)
关键词 HFSION TAN gate-last process planarization HfSiON, TaN, gate-last process, planarization
  • 相关文献

参考文献12

  • 1Robertson J 2004 Eur. Phys. J. AppL Phys. 28 265.
  • 2Wilk G D, Wallace R M and Anthony J M 2001 J. Appl. Phys. 89 5243.
  • 3Houssa M, Pantisano L, Ragnarsson L A, Degraeve R, Schram T, Pour- tois G, Gendt S D, Groeseneken G and Heyns M M 2006 Materials Science and Engineering R 51 37.
  • 4Xiang W F, Lu H B, Chen Z H, He M, Lu X B, Liu L F, Guo H Z and Zhou Y L 2005 Chin. Phys. Lett. 22 182.
  • 5Hart D D, Kang J F, Liu X Y, Sun L, Luo H and Han R Q 2007 Chin. Phys. 16 245.
  • 6Chen W B, Xu J P, Lai P T, Li Y P, Xu S G and Chan C L 2006 Chin. Phys. 15 1879.
  • 7Li R Z and Xu Q X 2002 1EEE Trans. Electron Devices 49 1891.
  • 8Nara Y, Mise N, Kadoshima M, Morooka T, Kamiyama S, Matsuki T, Sato M, Ono T, Aoyama T, Eimori T and Ohji Y 2008 ECS Trans. 13 209.
  • 9Xu Q X, Duan X F, Liu H H, Han Z S and Chu Y T 2004 IEEE Trans. Electron Devices 54 1394.
  • 10Li Y L and Xu Q X 201l Microelectron. Eng. 88 976.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部