期刊文献+

基于Python定点平方根的FPGA实现

Implementation of fixed-point square root algorithm based on Python and FPGA
下载PDF
导出
摘要 针对当前系统设计中软硬件设计者分别采用不同的设计语言存在的问题,采用基于Python的软硬件协同设计方法,以信号处理和图像处理中常用的平方根算法为例,在FPGA上实现了定点平方根算法。实验结果表明Python可以有效地将软件算法快速地转换为硬件设计,并能大幅度提高系统设计,仿真和校验的效率,使得这种方法设计的产品能更快地进入市场。 Aiming at the problem caused by different design languages used in software design and hardware design,a new hardware and software co-design method based on Python was adopted. Taking the square root algorithm commonly used in digi-tal signal processing and image processing as an example,the fixed-point square root algorithm was implemented on FPGA. The experiment result shows the method based on Python can speedly convert the software algorithm to its hardware design,and im-prove the efficiency of system design,simulation and verify greatly. The product designed by the method can enter its market more quickly than that of the traditional method.
作者 刘毅飞
出处 《现代电子技术》 2013年第22期131-133,共3页 Modern Electronics Technique
关键词 PYTHON FPGA 平方根 软硬件协同设计 Python FPGA square root software-hardware co-design
  • 相关文献

参考文献10

  • 1Python Software Foundation. Python documentation (Python 2.7) [EB/OL]. [2013-6-10]. http://www.python.org.
  • 2DECALUWE J. MyHDL: a Python-based hardware description language [J]. Linux Journal, 2004, 127(10) : 5-10.
  • 3ANDRAKA R. A survey of CORDIC algorithms for FPGAs [C]// Proceedings of the 1998 ACM/SIGDA Sixth International Symposium on Field Programmable Gate Arrays. Monterey, CA: ACM, 1998: 191-200.
  • 4SUTIKNO T, JIDIN A Z, IDRIS N R N, et al. A simple strate- gy to solve complicated square root problem in DTC for FPGA implementation [C]// IEEE Symposium on Industrial Electronics and Applications. Penang, Malaysia: IEEE, 2010: 691-695.
  • 5VIJEYAKUMAR K N, SUMATHY V, VASAKIPRIYA P, et al. FPGA implementation of low power high speed square root circuits [C]// IEEE International Conference on Computational Intelligence & Computing Research. Coimbatore, India: IEEE, 2012: 1-5.
  • 6DINECHIN F D, JOLDES M, PASCA B, et al. Mulfiplicative square root algorithms for FPGAs [C]// International Conference on Field Programmable Logic and Applications. Milano, Italy: IEEE, 2010: 574-577.
  • 7MEYER-BAESEU.数字信号处理的FPGA实现[M].3版.刘凌,译.北京:清华大学出版社,2011.
  • 8WEISSTEIN E W. Homer's method [EB/OL]. 12013-7- 10]. http ://mathworld.wolfram.com/HornersMethod.
  • 9DECALUWE Jan. MyHDL manual [M/OL]. [2013- 05- 20]. http ://www.myhdl.org/lib/exe/fetch.php/doc.
  • 10刘毅飞.基于Python软硬件协同设计方法[J].现代电子技术,2013,36(8):76-78. 被引量:4

二级参考文献10

  • 1Intel IT Center. SystemC Version 2.3 user guide [EB/OL]. [2012-07-25]. http ://www.aceellera.org/downloads/standards/sys- temc.
  • 2Synopsys. High level synthesis with Synphony C compiler [EB/ OL]. [2012 - 08 - 20]. http ://www.synopsys.com/Systems/BlockDe- sign/HLS/Pages/default.aspx.
  • 3Calypto Design Systems. Catapult product family overview [EB/ OL]. [2012 - 10 - 20]. http ://calypto.eom/products/catapult/eata- pult_overview.
  • 4Python Software Foundation. Python documentation (Python 2.7) [EB/OL]. [2012-06-10]. http: //www.python.org.
  • 5LOGARAS E, MANOLAKOS E S. SysPy: using Python for pro- cessor-centric SoC design [C]// 2010 17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS). Athens, Greece: IEEE, 2010: 762-765.
  • 6ZHANG Mi, TU Shi-liang, CHAI Zhi-lei. PDSDL: a dynamic system description language [C]//ISOCC "08. International SoC Design Conference. Busan, Korea: ISOCC, 2008: 204-209.
  • 7DECALUWE J. MyHDL: a Python-based hardware description language [J]. Linux Journal, 2004, 127(10) : 5-10.
  • 8VILLAR J I, JUAN J, BELLIDO M J, et al. Python as a hard- ware description language: a case study [C]//2011 VII Southern Conference on Programmable Logie (SPL). Cordoba, Argenti- na: [s.n.], 2011: 117-122.
  • 9Anon. The MyHDL manual [EB/OL]. [2012-06-02]. http://www. myhdl.org.
  • 10Anon. From Python to silicon [EB/OL]. [2012-07-10]. http:// www.myhdl.org/doku.php.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部