期刊文献+

光伏并网逆变器的锁相环设计及预同步控制 被引量:3

Design of Phase-locked Loop and Pre-synchronization Control for Photovoltaic Grid-connected Inverter
下载PDF
导出
摘要 针对传统锁相环(PLL)在电压不平衡和畸变时动态较差的不足,提出一种基于二阶广义积分器的改进型PLL模型,通过提取正序电压分量,消除电压不平衡的影响,并具有较强的谐波抑制能力。基于此PLL提出一种新型预同步控制策略,实现对电网相位的追踪与同步,从而有效避免了并网过程的冲击电流。仿真和实验结果验证了该控制策略的有效性和可行性。 Aiming at the disadvantages of the traditional phase-locked loop (PLL) under unbalanced and distorted grid voltage, the improved PLL based on second-order generalized integrator is put forward to extract the phase of positive sequence component and eliminate the effect of unbalance voltage, and suppress the influence of harmonics on phase detection.Based on this PLL,a novel pre-synchronization control strategy is proposed.It can realize the synchronization with the grid voltage,thus avoiding the current abruption when being connected to the grid.Simulation and experimen- tal results verify the effectiveness and feasibility of the proposed control strategy.
出处 《电力电子技术》 CSCD 北大核心 2013年第11期25-26,32,共3页 Power Electronics
关键词 锁相环 正序分量 二阶广义积分器 预同步 phase-locked loop positive sequence component second-order generalized integrator pre-synchronization
  • 相关文献

参考文献3

  • 1Rodriguez P, Pou J, Bergas J, et al.Decoupled Double Sy- nchronous Reference Frame PLL for Power Converters Co- ntrol[J].IEEE Trans. on Power Electronics, 2007,22 (2): 584-592.
  • 2赵文才,金富宽,王傲能,康现伟.基于DFT和DSC提取电压基频正序分量的方法[J].电力电子技术,2012,46(7):72-74. 被引量:3
  • 3Juan C Vasquez,Josep M Guerrero,Mehdi Savaghebi. Modeling, Analysis, and Design of Stationary Reference Frame Droop Controlled Parallel Three-phase Voltage Source Inverters[J].IEEE Trans. on Industry Electronics, 2012,33(8):1-10.

二级参考文献6

  • 1Francisco A S Neves.A Generalized Delayed Signal Can- cellation Method for Detecting Fundamental-frequency Positive-sequence Three-phase Signals[J].IEEE Trans. on Power Delivery, 2010,25 ( 3 ) : 1816-1825.
  • 2Lidong Zhang.Power Synchronization Control of Grid-con- nected Voltage-source Converters[J].IEEE Trans. on Power Systems, 2010,25 (2) : 809-819.
  • 3B Han.Novel Phase-locked Loop Using Adaptive Linear Combiner[J].IEEE Trans. on Power Delivery, 2006,21 ( 1 ) : 513-521.
  • 4Masoud Karimi-Ghartemani.A Method for Synchronization of Power Electronic Converters in Polluted and Variable- frequency Environments[J].IEEE Trans. on Power Sys- tems, 2004,19(3) : 1263-1270.
  • 5Carlos Henrique da Silva.A Digital PLL Scheme for Three- phase System Using Modified Synchronous Reference Frame[J].IEEE Trans. on Industrial Electronics,2010, 57(11) :3814-3821.
  • 6Jan Svensson.Practical Implementation of Delayed Signal Cancellation Method for Phase-sequence Separation[J]. IEEE Trans. on Power Delivery, 2007,22( 1 ) : 18-26.

共引文献2

同被引文献33

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部