期刊文献+

基于规则的可逆网络时延优化算法 被引量:1

Rule-Based Optimization of Delay in Reversible Network
下载PDF
导出
摘要 为降低可逆网络的时延,构建了可逆网络的时延模型,并提出相应的可逆网络时延优化算法.将可逆网络表示成乐谱线的形式,每经过一个可逆门就加上相应时延值,可逆门目标位输出时延值取该门所有输出时延的最大值;基于可逆网络中子序列的移动和时延优化规则提出了时延优化算法,该算法分别从左到右和从右到左扫描可逆网络,当有符合时延优化规则的情况时做相应的优化;对比2种情况所得可逆网络的时延值,输出时延最优网络.对国际认可的所有3变量可逆函数及部分具有代表性的Benchmark例题进行验证的结果表明,文中算法能有效地减少可逆网络的时延,降低可逆网络的量子代价. To reduce the delay of reversible network, we built delay model of reversible network, and put forward a delay optimization algorithm of reversible network. Reversible network was shown in music line style, the corresponding delay values were accumulated after passing every reversible gate; delay of target output took the maximum value of all output delay of the gate. The proposed optimization algorithm was based on moving and simplification rules of sub-sequence in reversible network. The algorithm scanned reversible network bidirectionally and optimized it when satisfying the delay optimization rules. We can obtain two results according to the scanning direction, and the result with less delay is our last result. The experimental results on all 3-variables reversible functions and some representative examples in the Benchmark show that, the delay in reversible network can be reduced effectively and the cost of reversible network is decreased.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2013年第11期1746-1758,共13页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(60873069)
关键词 可逆逻辑综合 可逆函数 Toffoli门 可逆网络 时延 reversible logic synthesis reversible function Toffoli gate reversible network delay
  • 相关文献

参考文献19

  • 1Schrom G,Selberherr S.Ultra-low-power CMOS technologies[C]//Proceedings of the International Semiconductor Conference.Los Alamitos:IEEE Computer Society Press,1996:237-246.
  • 2Knill E,Laamme R,Milburn G J.A scheme for efficient quantum computation with linear optics[J].Nature Journal,2001,409:46-52.
  • 3De Vos A,Desoete B,Adamski A,et al.Design of reversible logic circuits by means of control gates[C]//Proceedings of the l0th International Workshop on Integrated Circuit Design,Power and Timing Modeling,Optimization and Simulation.Berlin:Springer Press,2000:255-264.
  • 4Landauer R.Irreversibility and heat generation in the computing process[J].IBM Journal of Research and Development,1961,5(3):183-191.
  • 5Soeken M,Wille R,Drechsler R.Hierarchical synthesis of reversible circuit using positive and negative Davio decomposition[C]//Proceedings of the 5th International Design and Test Workshop.Los Alamitos:IEEE Computer Society Press,2010:143-148.
  • 6Mohammadi M,Eshghi M.On figures of merit in reversible and quantum logic designs[J].Quantum Information Processing,2009,8(4):297-318.
  • 7Thapliyal H,Ranganathan N.Design of reversible latches optimized for quantum cost,delay and garbage outputs[C]//Proceedings of the 23rd International Conference on VLSI Design.Washington D C:IEEE Computer Society Press,2010:235-240.
  • 8Banerjee A.Reversible cryptographic hardware with optimized quantum cost and delay[C]//Proceedings of 2010Annual IEEE India Conference:Green Energy,Computing and Communication.Los Alamitos:IEEE Computer Society Press,2010:Article No.5712605.
  • 9Hu J,Ma G S,Feng G.Efficient algorithm for positivepolarity Reed-Muller expansions of reversible circuits[C]//Proceedings of the International Conference on Microelectronics.Piscataway:Institute of Electrical and Electronics Engineers Inc.,2006:63-66.
  • 10管致锦,秦小麟,施佺,郑吉平.基于正反控制模型的可逆逻辑综合[J].计算机学报,2008,31(5):835-844. 被引量:10

二级参考文献27

  • 1Nielsen M, Chuang I. Quantum Computation and Quantum Information. Cambridge, UK.- Cambridge University Press, 2000.
  • 2Picton P. A universal architecture for multiple-valued reversible logic. Multiple-Valued Logic Journal, 2000,153(5) : 27-37.
  • 3Merkle R C. Two types of mechanical reversible logic. Nanotechnology, 1993(4) : 114-131.
  • 4Peres A. Reversible logic and quantum computers. Physical Review A, 1985, 32(6):3266-3276-10.
  • 5Long G L, Sun Y. Efficient scheme for initializing a quantum register with an arbitrary superposed state. Physical Review A, 2001, 64(1):014303-4.
  • 6Mottonen M, Vartiainen J J, Bergholm V, Salomaa M M. Quantum circuits for general multiqubit gates. Physical Review Letters, 2004, 93(13): 130502-7.
  • 7Vartiainen J J, Mottonen M, Salomaa M. Efficient decomposition of quantum gates. Physical Review Letters, 2004, 92(17) : 177902-4.
  • 8Tucci R R. A Rudimentary Quantum Compiler (2cnd Ed. ). Los Alamos eprint quant-ph, 1999:9902062.
  • 9Maslov D, Miller D M. Comparison of the cost metrics for reversible and quantum logic synthesis. IET Computers Digital Techniques, 2007(2): 98-104.
  • 10Barenco A, Bennett C H, Cleve R, DiVinchenzo D P, Margolus N, Shot P, Sleator T, Smolin J A, Weinfurter H. Elementary gates for quantum computation. The American Physical Society, 1995(52): 3457-3467.

共引文献9

同被引文献5

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部