期刊文献+

DSP随机测试程序自动生成技术 被引量:2

Automatic Random Test Program Generation for DSP
下载PDF
导出
摘要 提出了一种基于指令集结构,并可与硬件设计和测试环境相契合的自动随机测试生成方法ARTG(automatic random test program generation).它包含用于构造指令的指令树、动态生成策略、分支跳转指令生成算法、流水线冲突预测算法和一套自动结果检查机制.整个测试程序生成过程具有很高的自动化,验证遇到bug时能够减少调试时间迅速找出bug方位.ARTG已应用于自主研发的IME—Diamond数字信号处理器.实验结果表明,该方法产生的测试代码灵活高效,加速了验证过程,并且复杂度低. In this paper ,we present an instruction set structure based automatic random test program generation (ARTG) , which can cooperate with hardware design and verification environment perfectly . It provides an instruction tree used for composing instructions ,a kind of dynamic strategy ,an algorithm for generation of branch and jump instructions ,an algorithm for predicting pipeline hazard ,and a result checking mechanism .ARTG also helps to high automation of verification progress ,and locate the bugs rapidly .ARTG has been applied on IME-Diamond DSP .The experiment result shows that test program generated by ARTG are flexible and efficient with low complexity .
出处 《微电子学与计算机》 CSCD 北大核心 2013年第11期154-158,164,共6页 Microelectronics & Computer
关键词 功能验证 随机测试生成 指令树 动态策略 结果检查 functional verification random test generation instruction tree dynamic strategy result checking
  • 相关文献

参考文献7

  • 1ANICK BergerorL Writing testbench., functional veri- fication of HDL models [M]. Boston: Kluwer Aca- demic Publisher, 2001.
  • 2Anoosh Hosseini. Code generation and analysis for the functional verification of microprocessors 2011 N[R]. Shoreline Blvd, Mountain View, CA: Silicon Graphics Inc, 1989.
  • 3Adir A , Almog E, Fournler L, et al. Genesys-Pro: innovations in test program generation for functional processor verification [J]. IEEE Design Test of Computers, 2004,21 (2) : 84-93.
  • 4Shen H H, Ma L, Zhang H. CRPG a eonfigurable random test-program generator for microprocess. [C]//Proceedings of IEEE International Symposium on Circuits and Systems, Kobe: IEEE, 2005 : 4171-4174.
  • 5姚英彪,刘鹏,姚庆栋,肖志斌.微处理器功能验证程序生成[J].计算机辅助设计与图形学学报,2006,18(10):1484-1490. 被引量:6
  • 6朱丹,李暾,郭阳,李思昆.微处理器体系结构级测试程序自动生成技术[J].软件学报,2005,16(12):2172-2180. 被引量:7
  • 7Fine S, Ziv A. Coverage directed test generation forfunctional verification using bayesian networks[C]// Proceeding of the 40 th ACM/IEEE Design Automa- tion Conference (DAC) [s. 1. ] : IEEE, 2003 : 286-291.

二级参考文献25

  • 1李光辉,邵明,李晓维.通用CPU设计验证中的等价性检验方法[J].计算机辅助设计与图形学学报,2005,17(2):230-235. 被引量:4
  • 2Bergeron J. Writing Testbenches: Functional Verification of HDL Models. Boston: Kluwer Academic Publishers, 2000.
  • 3Dill DL. What's between simulation and formal verification? In: Proc. of the 35th Design Automation Conf. San Francisco: ACM Press, 1999. 328-329.
  • 4O'Krafka B, Mandyam S, Kreulen J, Raghavan R, Saha A, Malik N. MPTG: A portable test generator for cache-coherent multiprocessors. In: Meitz RO. Proc. of the 14th Annual Int'l Phoenix Conf. on Computers and Communications. Scottsdale: IEEE Service Center, 1995.38-44.
  • 5Aharon A, Goodman D, Levinger M, Lichtenstein Y, Malka Y, Metzger C, Molcho M, Shurek G. Test program generation for functional verification ofpowerPC processors in IBM. In: Proc. of the 32nd Design Automation Conf. San Francisco: ACM Press,1995. 279-285.
  • 6Chandra A, Iyengar V, Jameson D, Jawalekar R, Nair I, Rosen B, Mullen M, Yoon J, Armoni R, Geist D, Wolfsthal Y.AVPGEN-A test generator for architecture verification. IEEE Trans. on Very Large Scale Integration (VLSI)Systems, 1995,3(2): 188-200.
  • 7Rubin S, Levinger M, Pratt RR, Moore WP. Fast eonstruction of test-program generators for digital signal processors. In: Proc. of the IEEE Int'l Conf. on Acoustics, Speech, and Signal Processing, Vol 4, Phoenix: Omni Press, 1999. 1989-1992.
  • 8Malik N, Roberts S, Pits A, Dobson R. Automaton: An autonomous coverage-based multiprocessor system verification environment. In: Proc. of the 8th IEEE Int'l Workshop on Rapid System Prototyping. IEEE Computer Society, 1997. 168-172.
  • 9Aharon A, Bar-David A, Dorfman B, Gofman E, Leibowitz M, Schwartzburd V. Veryfication of the IBM RISC System/6000 by a dynamic biased pseudo-random test program generator. IBM Systems Journal, 1991,30(4):527-538.
  • 10Wu LM, Wang KC, Chiu CY. ABNF-Based automatic test program generator for compatible microprocessor VADL. ACM Trans.on Design Automation of Electronic Systems, 2004,9(1): 105-132.

共引文献11

同被引文献17

  • 1朱丹,李暾,郭阳,李思昆.微处理器体系结构级测试程序自动生成技术[J].软件学报,2005,16(12):2172-2180. 被引量:7
  • 2姜本清,唐小明.机载雷达自动测试系统的设计[J].现代雷达,2006,28(7):41-44. 被引量:7
  • 3肖明清,胡雷刚.自动测试概论[M].北京:国防工业出版社,2012.
  • 4ITRS.ITRS2008[EB/OL].(2008-02-08).http://pub lic.itrs.net/.
  • 5李晓维.集成电路设计验证[M].北京:科学出版社,2010.
  • 6Adir A.,Almog E,Fournler L,et al.Genesys-Pro:Innovations in Test Program Generation for Functional Processor Verification[J].IEEE Design&Test of Computers,2004,21(2):84-93.
  • 7Mishra P,Dutt N.Graph-based Functional Test Program Generation for Pipelined Processors[C]//Proceedings of Design Automation and Test in Europe Conference.Paris,France:[s.n.],2004:182-187.
  • 8Shen H H,CRPG:A Configurable Random Testprogram Generator for Microprocessors[C]//Proceedings of IEEE International Symposium on Circuits and Systems.Washington D.C.,USA:IEEE Press,2005:4171-4174.
  • 9Zhou Yanhong,Wang Tiancheng.Path Constraint Solving Based Test Generation for Hard-to-Reach States[C]//Proceedings of the 22nd Asian Test Symposium.New York,USA:ACM Press,2013:239-244.
  • 10Wang Jian.Functional Test Generation Guided by Steady-state Probabilities of Abstract Design[C]//Proceedings of Conference on Design Automation and Test in Europe.Berlin,Germany:Springer,2014:5-13.

引证文献2

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部