期刊文献+

SRAM型大规模FPGA的抗单粒子翻转设计与试验验证 被引量:1

Design and Experiment Demonstration of SEU-tolerant for SRAM-based FPGA
下载PDF
导出
摘要 对SRAM型大规模FPGA进行了抗单粒子翻转(SEU)设计研究,提出了具体的有效减弱单粒子翻转效应影响的设计方法,并利用兰州重离子加速器(HIRFL)束流终端开展了单粒子效应模拟实验,对设计方法的有效性进行了试验验证。为星载信号处理机的抗单粒子翻转设计提供了参考依据。 This paper presents a single event upset(gEU)-tolerant design method of SRAM I^PGA, which re- duces the SEU effect effectively. It is proved to be a valid design method by simulation experiment of SEU ef- fect with a beam terminal by Heavy Ion Research Facility in Lanzhou (HIIKFL). It is a reference for SEU-tol- erant of space-based signal processor.
出处 《通信对抗》 2013年第3期40-42,62,共4页 Communication Countermeasures
关键词 FPGA 抗单粒子翻转 三模冗余(TMR) 定时刷新 EDAC 单粒子翻转辐照试验 FPGA SEU-tolerant TM1Z timed refreshing EDAC SEU irradiation test
  • 相关文献

参考文献4

  • 1邢克飞,杨俊,王跃科,肖争鸣,周永彬.Xilinx SRAM型FPGA抗辐射设计技术研究[J].宇航学报,2007,28(1):123-129. 被引量:51
  • 2NASA JPL.Xilinx Single Event Effects, 1st Consortium Report, Virtex-Ⅱ Static SEU Characterization[]..2004
  • 3Bridgford B,Carmichael C,Chen W T.Single-event Upset Mitigation Selection Guide[]..2008
  • 4.Radiation Effects & Mitigation Overview[]..

二级参考文献11

  • 1Robert F,Hodson1,Kevin Somervill1,John Williams2,et al.An architecture for reconfigurable computing in space[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),Washington DC:NASA Office of Logic Design,September 2005
  • 2Gary Swift,Gregory Allen,Jeffrey George,et al.Upset susceptibility and design mitigation of powerPC405 processors embedded in virtex II-Pro FPGAs[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference(MAPLD),Washington DC:NASA Office of Logic Design,September 2005
  • 3Chandru Mirchandani.Using software rules to enhance FPGA reliability[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),Washington DC:NASA Office of Logic Design,September 2005
  • 4Nozomu Nishinaga,Makoto Takeuchi,Ryutaro Suzuki.Reconfigurable communication equipment on smartSAT-1[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),Washington DC:NASA Office of Logic Design,September 2004
  • 5Rick Padovani.Reconfigurable field programmable gate arrays (FPGAs) for space-present and future[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),Washington DC:NASA Office of Logic Design,September 2005
  • 6Gary M,Swift,Sana Rezgui,Jeffrey George,Carl Carmichael,et al.Dynamic testing of xilinx virtex-II field programmable gate array (FPGA) input/output blocks(IOBs)[J].IEEE Transactions On Nuclear Science,2004,51(6):3469-3474
  • 7radiation effect & mitigation overview.www.xilinx.com
  • 8Sammy Kayali.Space Radiation Effects on Microelectronics.http://parts.jpl.nasa.gov/docs/Radcrs-Final.pdf
  • 9Fuller E,Caffrey M,Salazar A,Carmichael C and Fabula J.Radiation testing update,SEU mitigation,and availability analysis of the Virtex FPGA for space reconfigurable computing[C]// 4th Annual Conference on Military and Aerospace Programmable Logic Devices (MAPLD),Washington DC:NASA Office of Logic Design,September 2000
  • 10Candice Yui,Gary Swift and Carl Carmichael.Single Event Upset Susceptibility Testing of the Xilinx Virtex II FPGA,Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),Washington DC:NASA Office of Logic Design,September 2002.

共引文献50

同被引文献5

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部