期刊文献+

三电平变换器无感母排设计 被引量:2

Non-inductive Busbar Design for Three-level Converter
下载PDF
导出
摘要 为了抑制大功率三电平变换器关断过电压的产生,从减小连接线路杂散电感出发,对无感叠层母排结构合理设计。首先,根据三电平变换器的拓扑结构和工作原理,阐述产生尖峰电压的四种强迫换流回路。然后,基于电磁场理论,提出回路面积最小化的无感母排设计原则,并应用到三电平防爆变换器中。实验结果表明,所用无感母排设计方法合理,有效抑制器件关断过电压,提高系统工作可靠性。 In order to suppress the generation of shutoff overvoltage in three-level converter, this paper designs a structure of non-inductive laminated busbar reasonably according to reducing stray inductance in connection circuit. First of all, based on the topology and working principle of three-level converter, four forced commutation circuits generating peaking voltage are analyzed. Then, under the electromagnetic field theory, basic principles of a non-inductive busbar structure are proposed by minimizing loop area. These principles are applied to the three-level explosion-proof converter. The experimental results show that the design method of laminated busbar is reasonable, and can effectively suppress shutoff overvoltage of power devices, which provides design ideas and reference value for application of laminated busbar.
作者 陈静
出处 《电气自动化》 2013年第5期64-66,共3页 Electrical Automation
关键词 三电平 叠层母排 关断过电压 杂散电感 电磁干扰 three-level laminated busbar shutoff overvoltage stray inductance EMI
  • 相关文献

参考文献6

二级参考文献21

  • 1曹解围,毛承雄,陆继明,王丹.配电系统电子电力变压器的IGBT缓冲电路设计[J].电力系统及其自动化学报,2005,17(6):71-74. 被引量:12
  • 2赵争鸣,张海涛,袁立强,白华,杨志.基于IGCT的高压三电平变频器失效机理及保护策略[J].电工技术学报,2006,21(5):1-6. 被引量:43
  • 3赵争鸣,白华,袁立强.电力电子学中的脉冲功率瞬态过程及其序列[J].中国科学(E辑),2007,37(1):60-69. 被引量:18
  • 4Caponet M C,Profumo F,De Doncker R W,et al. Low stray inductance bus bar design and construction for good EMC performance in power electronic circuits [ J ]. Power Electronics, IEEE Transactions, 2002, 17 ( 2 ) :225 - 231.
  • 5马伟明.电力电子系统中的电磁兼容技术[M].武汉:武汉水利电力大学出版社,1999.
  • 6张燕宾.SPWM变频调速应用技术[M].北京:机械工业出版社,2006.
  • 7张冠生.电器理论基础[M].北京:机械工业出版社,1993.
  • 8Skibinski G L, Divan D M. Design methodology and modeling of low inductance planar bus structures[C]. European Conference on Power Electronics and Applications, England: Brighton, 1993, 3: 98-105.
  • 9Zare F, Ledwich G F. Reduced layer planar busbar for voltage source inverters[J]. IEEE Transactions on Power Electronics, 2002, 17(4): 508-516.
  • 10Caponet M C, Profumo F De, Doncker R W, et al. Low stray inductance bus bar design and construction for good EMC performance in power electronic circuits[J]. IEEE Transactions on Power Electronics, 2002, 2(17): 225-231.

共引文献42

同被引文献11

引证文献2

二级引证文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部