期刊文献+

一种P沟VDMOS器件的研究与实现 被引量:2

Development and realization of P-channel VDMOS
下载PDF
导出
摘要 分析了P沟VDMOS器件结构中外延层参数与击穿电压、导通电阻之间的关系.采用Silvaco对该器件的元胞结构、物理参数和电学性能进行了模拟和优化,并设计了针对该器件的终端结构.完全依靠国内生产线流程成功开发出了P沟VDMOS制造工艺,并据此研制出了耐压值80V、输出电流14A的P沟VDMOS.测试了其静态和动态参数,均达到了设计要求. The relationship among the breakdown voltage, the epitaxial layer parameter and the on-state resistance of P-channel VDMOS has been analyzed. By using Silvaco, the structure, physical parameters and electrical properties of the P-channel VDMOS cell are simulated and optimized. Also, a terminal structure has been designed for this device. An 80 V/14 A P-channel power VDMOS has been successfully designed and manufactured totally based on the process of domestic fab, with both of its static and dynamic characteristics reaching the design criterion during the tests.
作者 蒲石 郝跃
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2013年第6期58-61,共4页 Journal of Xidian University
基金 国家重大科技专项资助项目(2008ZX01002-002) 国家自然科学基金资助项目(61106106) 中央高校基本科研业务费专项基金资助项目(K50511250008 K5051325002)
关键词 P沟VDMOS 外延层优化 结终端技术 P-channel VDMOS optimized epitaxial layer junction termination technique
  • 相关文献

参考文献8

  • 1Lee P. How P-Channel MOSFETs Can Simplify Your Circuit[EB!OLJ .[2012-07-30J. www.irf.comltechnical-info! appnotes/ an-940. pdf.
  • 2Barkhordarian V. Power MOSFET Basics[EB!OI.J.[2012-07-15J. International Rectifier. www.irf.comltechnical?info! appnotes! an-l084. pdf.
  • 3Kim Y S, FossumJ G. Physical DMOST Modeling for High Voltage IC CAD[J]. IEEE Transcations on Electronic Devices, 1990, 37(3): 797-803.
  • 4杨品琦.电力电子器件原理与设计[M].北京:国防工业出版社,1999.
  • 5H u Chenming, Chi M H, Patel V M. Optimum Design of Power MOSFET's[J]. IEEE Transcations on Electronic Devices, 1984,31(12): 1693-1700.
  • 6Baliga BJ. Fundamentals of Power Semiconductor Devices[MJ. New York: Springer Science Business Media, LLC, 2008.
  • 7He Iin , Chan Mansun, Zhang Xing, et al. A New Analytic Method to Design Multiple Floating Field Limiting Rings of Power Devicesj I}. Solid-State Electronics, 2006, 50(7-8): 1375-1381.
  • 8BoseJ V S C, de Souza M M, Narayanan [MS, et al. A Novel Metal Field Plate Edge Termination for Power Devices[J]. MicroelectronicsJournal. 2001, 32(4): 323-326.

共引文献1

同被引文献31

  • 1孙嘉兴,宁润涛,胡子阳,张俊松,赵庆哲.利用Tsuprem4和Medici对200伏VDMOS进行虚拟制造[J].辽宁大学学报(自然科学版),2006,33(1):42-45. 被引量:3
  • 2Sze S M,Gibbons G.Effect of Junction Curvature on Breakdown Votage in Semiconductors[J].Solid-state Electronics,1966,9(9):831-845.
  • 3Baliga B J.Fundamentals of Power Semiconductor Devices[M].New York:Springer-Verlag,2008.
  • 4He J,Zhang X.A Semi-theoretical Relationship between the Breakdown Voltage of Field Plate Edge and Field Design in Planar P-N Junction Terminated with Finite Field Plate[J].Microelectronics Journal,2001,32(9):763-767.
  • 5He J,Huang R,Zhang X,et al.Analytical Model of Threedimensional Effect on Voltage and Edge Peak Field Distributions and Optimal Space for Planar Junction with a Single Field Limiting Ring[J].Solid-state Electronics,2001,45(1):79-85.
  • 6Tam W S,Siu S L,Wong O Y,et al.Modeling of Terminal Ring Structures for High-voltage Power MOSFETs[J].Microelectronics Reliability,2012,52(8):1645-1650.
  • 7Baradai N E,Sanfilippo C,Carta R,et al.An Improved Methodology for the CAD Optimization of Multiple Floating Field Limiting Ring Terminations[J].IEEE Transactions on Electron Devices,2011,58(1):266-270.
  • 8Sze S M,Kwok K N.Physics of Semiconductor Devices[M].Third Edition.New Jersey:John Wiley & Sons Incorporated,2007.
  • 9Bose S C J V,De Souza M M,Narayanan E M S,et al.Influence of a Shallow P+Offset Region on a Novel Edge Termination Technique Using Lightly Doped P-Rings[C]//Proceedings of the International Semiconductor Conference:1.Piscataway:IEEE,1999:63-66.
  • 10De Souza M M,Bose S C J V,Narayanan E M S,et al.A Novel Area Efficient Floating Limiting Ring Edge Termination Technique[J].Solid-state Electronics,2000,44(8):1381-1386.

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部