期刊文献+

面向推断执行处理器的Trace压缩方法

A Trace Compression Approach for Predicative Execution Processor
下载PDF
导出
摘要 实时收集应用程序在处理器中的trace信息对于硅后验证和软件调试具有重要意义.受限于处理器片上存储资源和通信带宽,为了提高trace信息的压缩效率以进行实时调试,提出一种面向推断执行处理器的实时trace压缩方法.该方法充分利用推断位和程序计数器(PC)的冗余特性,分别采用两级压缩后输出,保证了PC值的局部性和整个trace信息的完整性.在SuperV DSP中进行验证的结果表明,文中方法比传统方法的压缩率平均提高21.95%,可以更好地满足推断执行处理器的实时调试需求. Collecting the program execution traces in real time is essential to both the post-silicon verification and software debugging. Limited by on-chip storage resource and communication bandwidth supplied by processor, a trace compression approach is proposed for predicative execution processor in order to improving compression ratio. The predicative bits and program counters are compressed through two stages respectively by considering the redundant features of them so that the locality of PC and the integrity of whole trace are held. With SuperV DSP as the research prototype, in comparison with traditional approach, the average compression radio is increased by 21. 95%. The real-time debugging requirements could be well met by adopting this approach.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2013年第12期1918-1924,共7页 Journal of Computer-Aided Design & Computer Graphics
基金 国家"核高基"科技重大专项(2009zx01034-001-002-005) 国家"九七三"重点基础研究发展计划项目(2009CB320202)
关键词 推断执行 trace压缩 SuperV处理器 predicative execution trace compression SuperV processor
  • 相关文献

参考文献4

二级参考文献38

  • 1胡学良,张春,王志华.JTAG技术的发展和应用综述[J].微电子学,2005,35(6):624-630. 被引量:16
  • 2黄海林,范东睿,许彤,朱鹏飞,郑保建,曹非,陈亮.嵌入式处理器在片调试功能的设计与实现[J].计算机辅助设计与图形学学报,2006,18(7):1005-1010. 被引量:9
  • 3金辉,华斯亮,张铁军,侯朝焕.基于JTAG标准的处理器片上调试的分析和实现[J].微电子学与计算机,2007,24(6):116-119. 被引量:12
  • 4Josephson D. The good, the bad, and the ugly of silicon debug. In: Proceedings of Design Automation Conference, San Francisco, USA, 2006. 3-6.
  • 5Foster T J, Lastor D L, Singh P. First silicon functional validation and debug of multicore microprocessors. IEEE Transactions on Very Large Scale Integration ( VLSI ) Systerns, 2007, 15(5) : 495-504.
  • 6Kao C F, Huang I J, Lin C H. An embedded multi-resolution AMBA trace analyzer for microprocessor-based SOC integration. In: Proceedings of Design Automation Conference, San Diego, USA, 2007. 477-482.
  • 7Milenkovic A, Milenkovic M. Stream-based trace compression, IEEE Computer Architecture Letters, 2003, 2( 1 ) :4.
  • 8ChenY J, Lv Y, Hu WW, consistency verification. In: et al. Fast complete memory Proceedings of International Symposium on High-Performance Computer Architecture, Raleigh, North Carolina, USA, 2009. 381-392.
  • 9Hu W W, Wang J, Gao X, et al. Godson-3: A Scalable Multicore RISC Processor with X86 Emulation. IEEE Micro, 2009, 29(3) : 17-29.
  • 10Welch T A. A technique for high-performance data compres- sion. IEEE Transactions on Computers, 1984, 17(6): 8-19.

共引文献18

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部