期刊文献+

FPGA-Based Network Traffic Security: Design and Implementation Using C5.0 Decision Tree Classifier 被引量:2

FPGA-Based Network Traffic Security: Design and Implementation Using C5.0 Decision Tree Classifier
下载PDF
导出
摘要 In this work, a hardware intrusion detection system (IDS) model and its implementation are introduced to perform online real-time traffic monitoring and analysis. The introduced system gathers some advantages of many IDSs: hardware based from implementation point of view, network based from system type point of view, and anomaly detection from detection approach point of view. In addition, it can detect most of network attacks, such as denial of services (DOS), leakage, etc. from detection behavior point of view and can detect both internal and external intruders from intruder type point of view. Gathering these features in one IDS system gives lots of strengths and advantages of the work. The system is implemented by using field programmable gate array (FPGA), giving a more advantages to the system. A C5.0 decision tree classifier is used as inference engine to the system and gives a high detection ratio of 99.93%. In this work, a hardware intrusion detection system (IDS) model and its implementation are introduced to perform online real-time traffic monitoring and analysis. The introduced system gathers some advantages of many IDSs: hardware based from implementation point of view, network based from system type point of view, and anomaly detection from detection approach point of view. In addition, it can detect most of network attacks, such as denial of services (DOS), leakage, etc. from detection behavior point of view and can detect both internal and external intruders from intruder type point of view. Gathering these features in one IDS system gives lots of strengths and advantages of the work. The system is implemented by using field programmable gate array (FPGA), giving a more advantages to the system. A C5.0 decision tree classifier is used as inference engine to the system and gives a high detection ratio of 99.93%.
出处 《Journal of Electronic Science and Technology》 CAS 2013年第4期393-403,共11页 电子科技学刊(英文版)
关键词 C5.0 decision tree field programm-able gate array network monitoring network security. C5.0 decision tree, field programm-able gate array, network monitoring, network security.
  • 相关文献

参考文献22

  • 1A. K. Rahuman and G. Athisha, "Reconfigurable hardware architecture for network intrusion detection system," American Journal of Applied Sciences, vol. 9, no. 10, pp. 1618-1624, 2012.
  • 2S. Miihlbach and A. Koch, "NetStage/DPR: A self-reconfiguring platform for active and passive network security operations," Microprocessors and Microsystems, vol. 36, no. 8, pp. 632-643, 2012.
  • 3J. Singaraju and J. A. Chandy, "FPGA based string matching for network processing applications," Microprocessors and Microsystems, vol. 32 no. 4, pp. 210-222, 2008.
  • 4S. Bojani, V. Pejovi, G. Caffarena, V. Milovanovi, C. Carreras, and J. Popovi, "User profiling in FPGA for intrusion detection systems," Information Assurance and Security Letters, vol. 1, no. 1, pp. 12-17, 2010.
  • 5V. P. Sampath, "FPGA based intrusion detection," World Journal of Science and Technology, vol. 1, no. 8, pp. 100--102, 2011.
  • 6802.3-2005: IEEE Standard for Information technology-- Telecommunications and Information Exchange between Systems--Local and Metropolitan Area Networks--Specific requirements Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications, IEEE Computer Society Sponsored by the LAN/MAN Standards Committee, 2005.
  • 7A. Das, D. Nguyen, J. Zambreno, G. Memik, and A. Choudhary "An FPGA-based network intrusion detection architecture," IEEE Trans. on Information Forensics and Security, vol. 3, no. 1, pp. 118-132, 2008.
  • 8J. M. B. Serrano and J. H. Palancar, "String alignment pre-detection using unique subsequences for FPGA-based network intrusion detection," Computer Communications, vol. 35, no. 6, pp. 720-728, 2012.
  • 9T. Katashita, Y. Yamaguchi, A. Maeda, and K. Toda, "FPGA-based intrusion detection system for 10 gigabit Ethemet," IEICE Trans. Inf. & Syst., vol. E90-D, no.12, pp. 1923-1931, 2007.
  • 10X. Support, Spartan-3A/3AN Starter Kit Board User Guide, Xilinx, 2007.

同被引文献16

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部