期刊文献+

一种高精度带隙基准电压源电路设计

Design of high-accuracy band-gap voltage reference
下载PDF
导出
摘要 针对传统CMOS带隙电压基准源电路电源电压较高,基准电压输出范围有限等问题,通过增加启动电路,并采用共源共栅结构的PTAT电流产生电路,设计了一种高精度、低温漂、与电源无关的具有稳定电压输出特性的带隙电压源。基于0.5μm高压BiCMOS工艺对电路进行了仿真,结果表明,在-40℃~85℃范围内,该带隙基准电路的温度系数为7ppm/℃,室温下的带隙基准电压为1.215 V。 In view of the traditional CMOS bandgap voltage reference source circuit power voltage is higher and reference voltage output range is limited.By increasing the starting circuit, and using the cascode configuration of PTAT current generating circuit,designed a high precision, low temperature drift, having a stable voltage output characteristic of the band- gap voltage source independent of the power supply.Based on 0.5μm high voltage BiCMOS process for circuit simulation, the results show that ihe band-gap reference circuit in the range of -40℃ ~ 85 ℃ temperature coefficient is 7ppm / ℃, at room temperature, the band-gap reference voltage is 1.215V.
作者 李俊 李新
出处 《电子设计工程》 2013年第23期60-62,65,共4页 Electronic Design Engineering
关键词 带隙基准电压源 温度系数 共源共栅 CMOS band-gap voltage reference temperature coefficient cascade CMOS
  • 相关文献

参考文献9

  • 1Hoi-Jun Yoo,Seung-Jun Lee,Jeong-Tae Kwon. A precision CMOS voltage reference with enhanced stability for the applications to advanced VLSIs[A].1993.1318-1321.
  • 2Tadeparthy P. A CMOS bandgap reference with correction for device-to-device variation[A].Vancouver,Canada,2004.395-400.
  • 3杨万杰.低供电电压基准电压源设计[D]长沙:国防科学技术大学,2011.
  • 4史凌峰,王根荣,来新泉,丁睿.新型过压保护电路设计[J].电子科技大学学报,2011,40(2):210-213. 被引量:14
  • 5R.Jacob Baker;刘艳艳;张为.CMOS电路设计、布局与仿真[M]北京:人民邮电出版社,2008.
  • 6毕查德;陈贵灿;程军;张瑞智.拉扎维,模拟CMOS集成电路设计[M]西安:西安交通大学出版社,2003.
  • 7Paul R.Gray;Paul J.Hurst;Stephen H.Lewis;等.张晓林.模拟集成电路的分析与设计[M]北京:高等教育出版社,2011.
  • 8Razavi B. Design of analog CMOS integrated circuits[M].New York:McGraw-Hill,2001.
  • 9李帅人,周晓明,吴家国.一种高精度低温漂带隙基准源设计[J].电子科技,2012,25(9):88-90. 被引量:3

二级参考文献13

  • 1石文,程仁杰,黄香馥.BOOST-PFC电路反馈环节的优化设计[J].电子科技大学学报,1996,25(1):1-5. 被引量:4
  • 2GARCIA O,COBOS J A,PRIETO R,et al.Power factor correction:a survey[J].IEEE Annual Power Electronics Specialists,2001,1:8-13.
  • 3NUSSBAUMER T,RAGGL K W,KOLAR J.Design guidelines for interleaved single-phase boost PFC circuits[J].IEEE Transactions on Industrial Electronics,2009,56(7):2559-2573.
  • 4LAMAR G D, FERNANDEZ A, ARIAS M, et al. Limitations of the flyback power factor corrector as a one-stage power supply[J]. IEEE 38th Annual Power Electronics Specialists Conference, 2007: 1343-1348.
  • 5SEBASTIAN J,LAMAR G D,HERNANDO M M.Steady-state analysis and modeling of power factor correctors with appreciable voltage ripple in the output-voltage feedback loop to achieve fast transient response[J].IEEE Transactions on Power Electronics,2009,24(11):2555-2566.
  • 6FERNANDEZ A,SEBASTIAN J,HERNANDO M M,et al.Helpful hints to select a power factor correction solution for low-and medium-power single-phase power supplies[J].IEEE Transactions on Industrial Electronics,2005,52(1):46-55.
  • 7LAMAR G D,FERNANDEZ A,ARIAS M,et al.A unity power factor correction preregulator with fast dynamic response based on a low-cost microcontroller[J].IEEE Transactions on Power Electronics,2008,23(2):635-642.
  • 8FERNANDEZ A,SEBASTIAN J,VILLEGAS,et al.Dynamic limits of a power-factor preregulator[J].IEEE Transactions on Industrial Electronics,2005,52(1):77-87.
  • 9RAZAVI B.Design of analog CMOS integrated circuits[M].New York:McGraw-Hill,2001:15-27.
  • 10毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003:337-338.

共引文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部