期刊文献+

支持ONFI和Toggle模式的NAND Flash PHY设计

Design of NAND Flash PHY Compatible with ONFI and Toggle Mode
下载PDF
导出
摘要 论文设计了一种能支持ONFI 2.1与Toggle 1.0模式的NAND Flash PHY,完成了其读写通道、地址与控制逻辑的设计,并采用读门控电路消除DQS读前后的毛刺。功能仿真与静态时序分析结果表明,PHY的设计达到了ONFI与Toggle标准时序要求。NAND Flash PHY面积为45245.5μm2,动态功耗为1.16mW,静态功耗为95.8μW。 This paper proposes a NAND Flash PHY which can support both ONFI 2. 1 and Toggle 1.0 mode. We compelete the design of read and write path, address and control logic circuits,and use read gate circuit to reduce the DQS glitches in read preamble and postamble period. The functional simulation and static timing analysis results show that the PHY design meets the ONFI and Toggle standard timing re- quirements. The area of NAND Flash PHY circuit is 45245.5um^2. The dynamic power is 1.16mW and the static power is 95. 8uW.
出处 《计算机与数字工程》 2013年第12期2024-2026,2029,共4页 Computer & Digital Engineering
关键词 ONFI TOGGLE 源同步 DDR 写通道 读通道 ONFI, Toggle, source synchronous, DDR, write data path, read data path
  • 相关文献

参考文献9

  • 1ONFI Working Group. Open NAND Flash Interface Specifica- tion[S]. January 14,2009.
  • 2Samsung. 32Gb A-die Toggle NAND Flash Datasheet [DB/ OL]. http://www, samsung, com.
  • 3Derrick Sal-Tang Butt, Cheng Gang Kong, Terence J. Magee. Configurable High Speed Memory Interface Subsystem[P]. U- nited States Patent, No 7, 437, 500 B2. Oct 14,2008.
  • 4Peng Qiang, Jian Cao, Xing Zhang. A Novel NAND Flash Memory Controller Compatible with Asynchronous and Source Synchronous Data Types[C]//IEEE 11th International Confer- ence on, 2012.
  • 5Ching-Che Chung, Pao-Lung Chen, Chen-Yi Lee. An All-Dig- ital Delay-Locked Loop for DDR SDRAM Controller Applica- tions[C]//IEEE International Symposium on, 2006.
  • 6Derrick Sal-Tang Butt, Hui-Yin Seto. Method and Apparatus for Traing DOS Strobe Gating[P]. United States Patent, No 7, 215, 584 B2. May 8,2007.
  • 7PrimeTime Tutorial Version Y-2006.06[Z]. 2006.
  • 8张华高,陈岚.DDR源同步接口的设计与时序约束方法[J].计算机工程与设计,2008,29(7):1600-1602. 被引量:6
  • 9谈晓婷,付宇卓,谢凯年.SoC静态时序分析中时序约束策略的研究及实例[J].微电子学与计算机,2006,23(4):64-67. 被引量:10

二级参考文献12

  • 1谈晓婷,付宇卓,谢凯年.SoC静态时序分析中时序约束策略的研究及实例[J].微电子学与计算机,2006,23(4):64-67. 被引量:10
  • 2Himanshu Bhatnagar.Advanced ASIC CHIP Synthesis Using Synopsys Design Compiler and PrimeTime.Kluwer Academic Publishers,2002:263~267
  • 3Synopsys Prime Time User Guide (Fundamentals).2004
  • 4Mohit Arora,Prashant Bhargava,Shivraj Gupta.Handling Multiple Clocks.SNUG India,2002
  • 5Paul Zimmer.Complex Clocking Situations Using PrimeTime.SNUG San Jose,2001
  • 6Synopsys PrimeTime user guide(Fundamentals)[z].2006.
  • 7Paul Zimmer.Complex clocking situations using Prime-Time[C].SNUG SanJose,2001.
  • 8PrimeTime(R)Tutorial Version Y-2006.06[Z].2006.
  • 9Andrew Cheng,Paul Zimmer.Working with DDRa in Prime Time[C].SNUG SanJose,2002.
  • 10Paul Zimmer.Getting DDRs"write"-the 1x output circuit revisited[C].SNUG SanJose,2006.

共引文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部