期刊文献+

基于Xilinx PCI Express Core的高速DMA读写设计 被引量:1

High-speed DMA Read and Write Design Based on Xilinx PCI Express Core
下载PDF
导出
摘要 本设计在基于Xilinx Virtex-6 FPGA内嵌PCI Express Core的基础上,实现了由PCI Express板卡主动发起的DMA读写,可完成PC和PCI Express板卡之间数据的高速传输。该设计已经在Xilinx评估板ML605上完成调试验证,DMA写内存速度稳定可达1 520 MB/s,满足了高速存储系统的要求。 A design based on the Xilinx Virtex-6 FPGA embedded PCI Express Core is presented, which im- plement the DMA read and write initiatively launched by the PCI Express board for high-speed data transfer between PC and PCI Express board. The design has been debugged and verified on the Xilinx evaluation board ML605. With a DMA write memory speed up to 1 520 MB/s, the design can meet the requirements of high-speed storage system.
出处 《电子科技》 2014年第2期96-98,共3页 Electronic Science and Technology
关键词 XILINX PCI EXPRESS DMA读写 ML605 Xilinx PCI Express DMA read and write ML605
  • 相关文献

参考文献9

  • 1PCISIG. PCI Express Base Specification,Revision 2.1[S].Ult USA:PCISIG,2009.
  • 2RAVI B,DON A,TOM S. PCI express system architecture[M].{H}New York:Addison-Wesley,2003.
  • 3Xilinx. LogiCORE endpoint block plus vl.6 for PCI express user guide[S].MA USA:XiIinx,2008.
  • 4Xilinx. Bus master performance demonstration reference design for PCI express solutions[S].MA USA:Xilinx,2011.
  • 5Xilinx. Virtex-5 FPGA integrated endpoint block for PCI express[S].MA USA:Xilinx,2008.
  • 6王齐.PCI Express体系结构导读[M]{H}北京:机械工业出版社,2010.
  • 7Xilinx. ML605 evaluation platform user guide[S].MA USA:Xilinx,2011.
  • 8杨立成,刘丹峰,史继辉.基于DMA的大批量数据快速传输模块设计[J].电子科技,2012,25(12):49-51. 被引量:4
  • 9赵晓海.可适应多种时序情况的DMA控制器设计[J].电子设计工程,2011,19(1):165-170. 被引量:1

二级参考文献11

  • 1GONZALEZ R C,WOOD R E. 数字图像处理[M].2 版. 北京: 电子工业出版社,2007:175.
  • 2杨乐.图像增强算法及其实现[J].现代电子技术,2007,30(16):133-134. 被引量:10
  • 3SD card association. SD Specifications: Physical Layer Simplified Specification Version 2.00[S]. SD card association,2006.
  • 4BaeseUM.数字图像处理的FPGA实现[M].2版.刘凌,胡永生,译.北京:清华大学出版社.2006.
  • 5韩娟娟,邓文怡,娄小平.基于FPGA的图像增强处理系统的设计与实现[J].微计算机信息,2007,23(26):229-230. 被引量:7
  • 6Altera Corporation. Nios II processor rerence handbook [ M]. USA: Alera Corporation,2009.
  • 7Ahera Corporation. Avalon interface specifications [ M ]. USA : Ahera Corporation,2009.
  • 8Ahera Corporation. Quartus Ⅱ version 9.0 handbook, Volume 4 : SOPC Builder [ M ]. USA : Altera Corporation ,2009.
  • 9Altera Corporation. Embedded design handbook [ M]. USA: Altera Corporation,2009.
  • 10Ahera Corporation. Using signalTap Ⅱ embedded logic ana- lyzers in SOPC builder systems [ M] USA:Ahera Corpora- tion, 2009.

共引文献3

同被引文献4

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部