期刊文献+

计算VLSI电容方法的研究 被引量:1

Research on Methods of Calculating Capacitance in VLSI
下载PDF
导出
摘要 讨论了几种VLSI版图中电容的计算方法;计算集成电路电容的方法有公式法和数值法两大类。利用数值法计算电容的方法包含有限差分法、有限元法、边界元法和格林法等,分析了以上各种方法的计算原理和优缺点。 In this paper, the methods to calculate the capacitance coefficients in VLSI circuits are discussed, which are classified as formula method and numerical method. The latter includes the finite difference method (FDM), the finite element method (FEM), the boundary element method (BEM) and the Green(s Function method, etc. The theories, advantages and disadvantages of the methods are analyzed, respectively.
出处 《电子科技大学学报》 EI CAS CSCD 北大核心 2001年第1期41-45,共5页 Journal of University of Electronic Science and Technology of China
关键词 公式法 数值法 VLSI 离散法 集成电路 版图 电容 计算 电容 formula method numerical method VLSI discretization
  • 相关文献

参考文献2

  • 1Ning Z Q,IEEE Trans Electron Devices,1987年,34卷,3期,644页
  • 2Chang W H,IEEE Trans Microwave Theroy Tech,1976年,24卷,9期,608页

同被引文献14

  • 1张培勇,严晓浪,史峥,高根生,马玥,陈晔.亚100纳米级标准单元的可制造性设计[J].电子学报,2005,33(2):304-307. 被引量:3
  • 2郭琦,李惠军.超大规模集成电路的可制造性设计[J].微纳电子技术,2005,42(9):435-439. 被引量:1
  • 3李季,史峥,沈珊瑚,陈晔.亚波长光刻离轴照明和次分辨率辅助图形技术[J].江南大学学报(自然科学版),2006,5(6):679-684. 被引量:2
  • 4赵珉,杨清华,刘明,陈宝钦.可制造性设计在纳米SOC中的应用和发展[J].微纳电子技术,2007,44(6):282-288. 被引量:2
  • 5Chang Runzi, Cao Yu, Costas J Spanos. Modeling the Electrical Effects of Metal Dishing Due to CMP for On - Chip Interconnect Optimization[J]. IEEE Trans. on Electron Devices,2004,51(10):1 577 - 1 583.
  • 6Calhoun B H, Cao Yu, Li Xin, et al. Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS [J]. Proceedings of IEEE,2008,96(2) :343 - 365.
  • 7Puneet Gupta, Andrew B Kahng, Chul - Hong Park, et al. Wafer Topography - Aware Optical Proximity Correction [J]. IEEE Trans. on Computer - Aided Design of Integra - ted Circuits and Systems,2006,25(12) :2 747 - 2 755.
  • 8Enderling S, Brown C L, Smith S,et al. Sheet Resistance Measurement of Non - standard Cleanroom Materials Using Suspended Greek Cross Test Structures [J]. IEEE Trans. on Semiconductor Manufacturing, 2006,19 ( 1 ) : 2 - 9.
  • 9Smith S,Walton A J, Ross A W S,et al. Evaluation of the Issues Involved with Test Structures for the Measurement of Sheet Resistance and Linewidth of Copper Damascene Interconnect[A]. Proceedings of 2001 International Conference on Microelectronic Test Structures[C]. Kobe,Japan, 2001:195 - 200.
  • 10Linda M Hoad, Harry A Schafft. An Evaluation of Electrical Linewidth Determination Using Cross - Bridge and Multi - Bridge Test Structures[A]. 1999 IEEE International Integrated Reliability Workshop Final Report[C] Lake Tahoe, 1999 : 41 -45.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部