期刊文献+

一种减小版图共模偏差的方法

A method of reducing the common mode deviation in layout
下载PDF
导出
摘要 在版图设计过程中经常会遇到差分输出信号共模点存在偏差的问题。以带共模反馈(CMFB)结构的两级运算放大器为例,对版图分别提取寄生电容C+CC和寄生电阻R进行后仿,对比后仿结果,验证了共模偏差主要是由于寄生电阻的影响。根据后仿结果,采用Calibre软件对版图寄生电阻R进行筛选,找到了影响版图共模点偏差的主要走线,通过将该走线改为并联的形式来减小寄生电阻,使输出差分信号共模偏差由0.172 3 mV下降到15.559μV。 The common mode deviation of differential output signals is commonplace during the layout design process. A two-stage operational amplifier with common feed-back(CMFB)structure is taken for example,the parasitic capacitors C+CC and parasitic resistors R of the layout are extracted to have post-simulation,through comparison,it is proved that the common mode deviation is mainly effected by parasitic resistors. According to the result,the parasitic resistor R of layout is screened by Cali-bre,and the main line affects the common mode deviation is. The common mode deviation of the differential output signals is re-duced from 0.172 3 mV to 15.559 μV by decreasing the parasitic resistors through changing the lines into parallel connection.
机构地区 华中科技大学
出处 《现代电子技术》 2014年第3期122-124,共3页 Modern Electronics Technique
基金 国家科技重大专项课题(2010ZX03007-002-02)
关键词 共模偏差 寄生参数 并联 Calibre common mode deviation parasitic parameter parallel connection Calibre
  • 相关文献

参考文献9

  • 1RAVAVI B.模拟CMOS集成电路设计[M]{H}西安:西安交通大学出版社,2003.
  • 2ALLEN P E.CMOS模拟集成电路设计[M]北京:电子工业出版社,2005.
  • 3金善子.版图设计中的寄生参数分析[J].中国集成电路,2006,15(11):41-44. 被引量:1
  • 4HASTINGS Alan.模拟电路版图的艺术[M]北京:电子工业出版社,2011.
  • 5QUIRK Michael;SERDA Julian.半导体制造技术[M]{H}北京:电子工业出版社,2009.
  • 6于涛,窦刚谊.基于Calibre工具的SoC芯片的物理验证[J].科学技术与工程,2007,7(5):836-838. 被引量:2
  • 7Mentor Graphics Corporation. Calibre xRC user′s manual[M].USA:Mentor Graphics Corporation,2009.
  • 8Mentor Graphics Corporation. Calibre verification user′s manu-al[M].USA:Mentor Graphics Corporation,2008.
  • 9何乐年;王忆.模拟集成电路设计与仿真[M]{H}北京:科学出版社,2008.

二级参考文献9

  • 1刘明,米丹,喻德顺,陈智.CMOS集成电路设计技术研究[J].微处理机,2004,25(4):1-2. 被引量:6
  • 2李儒章.模拟集成电路的特点及设计平台[J].微电子学,2004,34(4):356-362. 被引量:3
  • 3[3]Mentor Graphics 公司.Using Calibre Student Workbook.
  • 4[2]CMOS Design,Layout,and Simulation
  • 5[3]The Art of Analog Layout
  • 6[4]Microchip Fabrication:A Practice guide to Semiconductor Processing
  • 7[5]Analysis and Design of Analog Integrated Circuits
  • 8[6]CMOS Circuits Design,Layout,and Simulation
  • 9[7]CMOS IC Layout:Concepts,Methodologies,and Tools

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部