期刊文献+

Ge/SiGe异质结构肖特基源漏MOSFET

Schottky Barrier S /D Metal Oxide Semiconductor Field Effect Transistors with Ge /SiGe Heterostructure
下载PDF
导出
摘要 制备了氧化铪(HfO2)高k介质栅Si基Ge/SiGe异质结构肖特基源漏场效应晶体管(SB-MOSFET)器件,研究了n型掺杂Si0.16Ge0.84层对器件特性的影响,分析了n型掺杂SiGe层降低器件关态电流的机理。使用UHV CVD沉积系统,采用低温Ge缓冲层技术进行了材料生长,首先在Si衬底上外延Ge缓冲层,随后生长32 nm Si0.16Ge0.84和12 nm Ge,并生长1 nm Si作为钝化层。使用原子力显微镜和X射线衍射对材料形貌和晶体质量进行表征,在源漏区沉积Ni薄膜并退火形成NiGe/Ge肖特基结,制备的p型沟道肖特基源漏MOSFET,其未掺杂Ge/SiGe异质结构MOSFET器件的空穴有效迁移率比相同工艺条件制备的硅器件的高1.5倍,比传统硅器件空穴有效迁移率提高了80%,掺杂器件的空穴有效迁移率与传统硅器件的相当。 Si-based Ge/SiGe heterostructure Schottky barrier source and drain metal oxide semiconductor field effect transistors (SB-MOSFETs) with hafnium dioxide high-k gate were fabricated. The effect of the n-type doped Si0.16Ge0.84 layer on the device performance was investigated, and the mechanism of the device off-state current reduction caused by the n type doping SiGe layer was analyzed. Firstly, Ge buffer was fabricated with low-temperature Ge buffer technique. Then a 32 nm Si0.16Ge0.84 layer and a 12 nm Ge layer were grown on the Ge buffer in the same UHVCVD system. For comparative study, the 32 nm Si0.16Ge0.84 layer was controlled undoped or n-type doped by P. For all samples, 1 nm Si layer was grown to passivate the Ge surface. Atomic force microscopy and X-ray diffraction were used to characterize the surface morphology and crystal quality of the materials. NiGe/Ge Schottky junctions in source and drain were formed by nickel layer deposition and anneal. The fabricated Ge/SiGe heterosturctual MOSFET device without n-type doping shows 150% enhancement of the hole effective mobility over that of the control Si device and about 80% enhancement over the universal Si device. And the device with n-type doping shows a comparable hole effective mobility with the universal Si MOSFET device.
出处 《半导体技术》 CAS CSCD 北大核心 2014年第2期108-113,共6页 Semiconductor Technology
基金 国家自然科学基金资助项目(61036003 61176092) 国家重点基础研究发展计划(973计划)资助项目(2012CB933503 2013CB632103) 中央高校基本科研业务费资助项目(2010121056)
关键词 Ge SiGe异质结构 肖特基势垒 Ge/SiGe heterosturcture Schottky barrier off-state current mobility doping
  • 相关文献

参考文献13

  • 1SHANG H, OKOM-SCHMIDT H, CHAN K K, et al. High mobility p-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric [ CI //Proceedings of IEEE International Electron Devices Meeting. San Francisco, USA, 2002: 441-444.
  • 2MITARD J, VICENT B, JAEGER B D, et al. Electri- cal characterization of Ge-pFETs with HfO2/TiN metal gate: review of possible defects impacting the holemobility [J]. ECS Trans, 2010, 28 (2): 157-169.
  • 3DELABIE A, BELLENGER F, HOUSSA M, et al. Effective electrical passivation of Ge (100) for high-k gate dielectric layers using germanium oxide [ J ]. Applied Physics Letters, 2007, 91 (8) : 082904-1-082904-3.
  • 4. TORIUMI A, TABATA T, LEE C H, et al. Opportuni- ties and challenges for Ge CMOS-Control of interfacing field on Ge is a key [ J ]. Microelectronic Engineering, 2009, 86 (7/8/9): 1571-1576.
  • 5SIONCKE S, LIN H C, BRAMMERTZ G, et al. Atomic layer deposition of high-k dielectrics on sulphur passivated germanium [ J 1 : Electrochemie Soc, 2011, 158 ( 7 ) : 687-692.
  • 6MERCKLING C, CHANG Y C, LU C Y, et al. HzS molecular beam passivation of Ge (001) [ J]. Micro- electron Eng, 2011, 88: 399-402.
  • 7PILLARISETTY R, CHU-KUNG B, CORCORAN S, et al. High mobility strained germanium quantum well field effect transistor as the p-channel device option for low power (Vet = 0.5 V) III-V CMOS architecture [ C] // Proceedings of 2010 IEEE International Electron Devices Meeting. San Francisco, USA, 2010: 150-153.
  • 8HASHEMI P, HOYT J L. High hole-mobility strained- Ge/Si06G%4 p-MOSFETs with high-k/metal gate: role of strained-Si cap thickness [ J ]. IEEE Electron Device Lett, 2012, 33 (2): 173-175.
  • 9YAMAMOTO T, YAMASH1TA Y, HARADA M, et al. High performance 60 nm gate length germanium p-MOSFETs with Ni germanide metal source/drain [ C I // Procee- dings of IEEE International Electron Devices Meeting. Washington, DC, USA, 2007: 1041-1043.
  • 10LIU B, GONG X, HANG Q, et al. High-performance germanium fl-gate MuGFET with Schottky-barrier niekel germanide source/drain and low-temperature disilane- passivated gate stack [ J]. IEEE Electron Device Lett, 2012, 33 (10): 1336-1338.

共引文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部