期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

基于DSP的三相UPS数字化锁相技术

Digital phase-lock technology for three-phase UPS based on DSP
下载PDF
导出
摘要 为了实现UPS快速、稳定和高精度锁相的要求,文章提出了一种基于TMS320F2812的数字锁相方法,建立了Simulink模型对锁相环进行仿真,给出了算法和程序流程。这种方法容易实现,稳定性、动态性能较好。锁相实验结果验证了该方法的可行性和有效性。 In order to realize the fast, stable and high precision phase-lock requirement of UPS. In the paper, a method of digital phase lock loop based on TMS320F2812 is presented, and the Simulink model of this phase-lock loop is established. At last, the algorithm and program is given. This method having good stability and dynamic performance is easy to achieve. The experimental results verify the feasibility and effectiveness of this method.
作者 周至凯 谢来阳
机构地区 民航中南空管局设备维修中心
出处 《大众科技》 2014年第1期23-25,共3页 Popular Science & Technology
关键词 数字锁相环 UPS DSP Simulink UPS DPLL DSP Simulink
分类号 TM762 [电气工程—电力系统及自动化]
  • 相关文献

参考文献4

  • 1王其英;何春华.UPS 不间断电源剖析与应用[M]{H}北京:科学出版社,19961-55.
  • 2侯振义;王义明.UPS 电路分析与维修[M]{H}北京:科学出版社,200138-106.
  • 3李亚斌,彭咏龙,李和明.自采样比例积分控制全数字锁相环的性能分析和实现[J].中国电机工程学报,2005,25(18):64-69. 被引量：42
  • 4苏奎峰;吕强.TMS320F2812原理与开发[M]{H}北京:电子工业出版社,2006.

二级参考文献15

  • 1李亚斌,彭咏龙,李和明.提高串联型逆变器频率跟踪速度的研究[J].电工技术学报,2004,19(11):77-81. 被引量：14
  • 2Shayan Y R, Le-Ngoc T. All digital phase-locked loop: Concepts,design and applications[J], IEE Proceedings, 1989, 136(1): 53-56.
  • 3Chen Muping, Chen Janku, Katsuaki Murata et al. Surge analysis of induction heating power supply with PLL[J]. IEEE Trans. on Power Electronics, 2001, 16(5): 702-709.
  • 4Amr M Fahim, Mohamed I. Elmasry. A fast lock digital phase-locked architecture for wireless applications[J]. IEEE Trans. on Circuit and Systems-Ⅱ: Analog and Digital Signal Processing, 2003, 50(2):63-72.
  • 5Mozhgan Mansuri, Ali Hadiashar, Chih-Kong Ken Yang. Methodology for on-chip adaptive jitter minimization in phase-locked loops [J]. IEEE Trans. on Circuit and Systems- Ⅱ: Analog and Digital Signal Processing, 2003, 50(11): 870-877.
  • 6Oscal T C. Chen, Robin Ruey-Bin Sheen. A power-efficient wide-range phase-locked loop[J]. IEEE Journal of Solid-State Circuits, 2002,37(1): 51-62.
  • 7Seongwon Kim, Mani Soma. An all-digital build-in self-test for high-speed phase-locked loops[J]. IEEE Trans. on Circuit and Systems-Ⅱ: Analog and Digital Signal Processing, 2001, 48(2):141-150.
  • 8Ching Che Chung, Chen Yi Lee. An all-digital phase-locked loop for high-speed clock generation[J]. IEEE Journal of Solid-State Circuits,2003, 38(2): 347-351.
  • 9Fumiyo S ato, Takahiko Saba, Duk-Kyu Park et al. Digital phase-locked loop with wide lock-in range using fractional divider[C]. IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, 1993.
  • 10Fernando Rangel de Sousa, Bernard Huyart. A reconfigurable high-frequency phase-locked loop[J]. IEEE Trans. on Instrumentation and Measurement, 2004, 53(4): 1035-1039.

共引文献41

大众科技
2014年 第1期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部