期刊文献+

基于SerDes的千兆以太网设计与实现 被引量:4

Gigabit Ethernet's Design and Implementation Based on SerDes
下载PDF
导出
摘要 采用SerDes作为物理层来实现背板互联,使各个插接到背板上的单元板通过千兆以太网协议互联起来。简要介绍了系统的基本架构和互联方式后,运用Altera公司的CycloneIV芯片实现的千兆以太网接口通过SerDes与Broadcom公司的千兆以太网交换芯片互联。最后给出了该设计的测试结果和结论。 The backplaneg interconnection is achieved by using SerDes as the PHYsical layer so that each unit isplugged into the backplane board interconnects by Gigabit Ethernet protocol. This paper describes the basic architecture and interconnection method. The interface of Gigabit Ethernet is realized by using the chip of cycloneIV from Altera and is interconnected with Broadcom's Gigabit Ethernet switch chip via SerDes. The test results and conclusions of the design are completely given in the paper.
出处 《微处理机》 2014年第1期32-34,共3页 Microprocessors
关键词 高速串行接口 高速收发器 千兆以太网 背板 SerDes Transceiver GbE Backplane
  • 相关文献

参考文献2

二级参考文献10

  • 1李江涛.RocketIO高速串行传输原理与实现[J].雷达与对抗,2004,24(4):48-50. 被引量:23
  • 2张大波,于堃.基金会现场总线数据链路层协议研究与实现[J].微计算机信息,2005,21(12S):12-13. 被引量:3
  • 3RocketIO Transceiver User Guide ( UG024 ( V2.1) ) [ M]. Xilinx ,2003.6.
  • 4The Programmable Logic Data Book [ M ]. Xilinx,2003.
  • 5Howard Johnson, Martin Graham. High-speed Digital Design [ M ] ,2003.
  • 6RocketIOTM Transceiver User Guide UG024 (V2. 5) [M] Xilinx, 10.2004.
  • 7Abhijit Athavale,Carl Christensen.High-Speed Serial I/O Made Simple[M].Xilinx,2005.
  • 8Widmer A X, Fmmmek P A.A DC-balance,partitionedblock,8B/ 10B tranmfission code.IBM Journal of research and development, 1983.23,5 : 441.
  • 9Aurora Protocol Specification SP002(V1.2)[M].Xilinx,10.2003.
  • 10Chipscope pro software and cores user guide UG029 (V7.1). Xilinx,02,2005.

共引文献35

同被引文献17

引证文献4

二级引证文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部