期刊文献+

一种适用于2D Mesh NoC的低延迟路由算法

Low-latency Routing Algorithm for 2D Mesh NoC
下载PDF
导出
摘要 在2D mesh结构的片上网络(NoC)中,传统的"逻辑电路式"路由算法都是采用"一步一比较"的方式确定最优输出端口,这种方式不能有效的降低数据包的平均延迟.根据数据包在2D mesh NoC某些连续的跳数内最优端口固定的特点,提出了一种低延迟、无死锁的路由算法,该算法采用"跳步比较"的方式来降低数据包的路由时间.实验结果表明,和改进的DyAD算法相比,该算法使得平均延迟和网络总功耗分别平均改善3.4%和7.4%,算法在大尺寸NoC中低延迟的优势更为明显. As using the way of "hop-by-hop comparison" to determine the optimal output ports in 2D mesh NoC, conventional "logic circuit-based" routing algorithms can not reduce the average latency of packets effectively. According to the feature that packets in 2D mesh NoC have fixed optimal ports in several successive hops, this paper proposes a low-latency and deadlock-free routing algorithm, which adopts the technique of "hop-spanning comparison" to reduce routing time of packets. Compared with the improved DyAD al- gorithm, the experiment results demonstrate that proposed algorithm can improve the average latency and total power consumption by 3.4% and 7.4% in average, respectively. Meanwhile, with regard to the average latency in large-sized NoC, the advantage of the algorithm is more prominent.
出处 《小型微型计算机系统》 CSCD 北大核心 2014年第3期463-466,共4页 Journal of Chinese Computer Systems
基金 国家"八六三"高技术研究发展计划重点项目(2009AA012201)资助 上海市科技委员会重大科技攻关项目(08dz501600)资助
关键词 片上网络 2D MESH 路由算法 低延迟 network-on-chip 2D mesh routing algorithm low latency
  • 相关文献

参考文献2

二级参考文献20

  • 1杨敏华,谷建华,周兴社.片上网络[J].微处理机,2006,27(5):28-30. 被引量:2
  • 2卢强,姚放吾.片上网络的分析与设计[J].航空计算技术,2007,37(2):127-130. 被引量:2
  • 3Dally W J,Towles B.Route packets,not wires:on-chip interconnection networks[C]//Proceedings of Design Automation Conference.Las Vegas,Nevada,USA,2001:684-689.
  • 4De Micheli G,Benini L.Networks on chip:A new paradigm for systems on chip design[C]//Proceedings of Design Automation and Test in Europe Conference and Exhibition.Paris,France,2002:418-419.
  • 5Liang J,et al.aSoC:A scalable,single-chip communications architecture[C]//IEEE International Conference on Parallel Architectures and Compilation Techniques.2000:37-46.
  • 6Harmanci M D,et al.Quantitative modelling and comparison of communication schemes to guarantee quality-of-service in networks-on-chip[C]//IEEE International Symposium on Circuits and Systems.2005,2:1782-1785.
  • 7Rijpkema E,Goossens K,Radulescu A,et al.Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip[C]//IEEE Proceedings:Computers and Digital Techniques.2003,1:294-302.
  • 8Chakravorty R,Kar S,Farjami P.End-to-end internet quality of service(QoS):An overview of issues,architectures and frameworks[C]//Proceedings of IEEE Third International Conference on Information Technology.Bhubaneswar,India,2000:1-6.
  • 9Agarwal A,Mustafa M,Pandya A S.QoS driven network-on-chip design for real time systems[C]//Proceedings of Canadian Conference on Electrical and Computer Engineering.2006:1291-1295.
  • 10Kim M,Kim D,Sobelman G E.Network-on-chip quality-of-service through multiprotocol label switching[C]//Proceedings of 2006 IEEE International Symposium on Circuits and Systems.2006:1840-1843.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部