期刊文献+

DES和SM4算法的可重构研究与实现 被引量:10

Implementation of reconfigurable of DES and SM4 encryption algorithm
下载PDF
导出
摘要 随着计算机运算速度的不断提高,针对DES算法密钥长度短,不能抵御暴力破解,已经不适应当今数据加密安全性的要求进行了研究,采用可重构技术将多种算法组合在一起是抗击暴力破解的主要方法。SM4算法是我国自主研制的密钥长度为128 bit的分组密码算法,在分析DES算法和SM4算法原理的基础上归纳了这两种算法的共同特点,采用可重构技术将两者融合,DES算法和SM4算法共用一个S盒,通过对S盒的配置可满足DES算法的6 bit输入、4 bit输出和SM4算法8 bit输入、8 bit输出的数据置换需求,不但提高了算法的安全性,同时也节省了逻辑资源。 With the improvement of the computer operation speed, as the key length of DES algorithm is short,it can' t resist brute force, DES algorithm is not adapt to the requirement of data encryption security. Today, using reconfigurable technology is the main method of resisting brute force. SM4 algorithm is a 128 bit key length of block cipher algorithm,which is developed by China..It fused algorithm based on analysis of the common characteristics of DES and SM4 encryption algorithm, which used reconfigurable technology to make DES and SM4 encryption combine together. DES and SM4 algorithm share the same S box, it could be configured to meet the need of DES algorithm 6-input 4-output and SM4 algorithm 8-input 8-output. This method can not only improve the security of the algorithm, but also save the logical resource.
出处 《计算机应用研究》 CSCD 北大核心 2014年第3期853-856,共4页 Application Research of Computers
关键词 DES算法 SM4算法 可重构 S盒 安全 DES algorithm SM4 algorithm reconfigurable S box security
  • 相关文献

参考文献10

二级参考文献101

  • 1Asanovic K et al. The landscape of parallel computing research: A view from Berkeley. Technical Report No.UCB/EECS-2006-183, University of California, Berkeley, December 18, 2006.
  • 2Lee E A. The problem with threads. Computer, 2006, 39(5): 33-42.
  • 3Cantrill B, Bonwick J. Real-world concurrency. ACM Queue, 2008, 6(5): 16-25.
  • 4Adve S V, Adve V Set al. Parallel computing research at Illinois: The UPCRC agenda. Technical Report, University of Illinois at Urbana-Chmnpaign, November 2008.
  • 5Yuan N, Yu L, Fan D. An efficient and flexible task management for many-core architectures. In Proc. Workshop on Software and Hardware Challenges of Manycore Platforms, in Conjunction with the 35th International Symposium on Computer Architecture (ISCA-35), Beijing, China, June 22- 26, 2008, pp.1-17.
  • 6Blumofe R D, Leiserson C E. Scheduling multithreaded computations by work stealing. Journal of the ACM, 1999, 46(5): 720-748.
  • 7Palatin P, Lhuillier Y, Temam O. CAPSULE: Hardwareassisted parallel execution of component-based programs. In Proe. the 39th Annual IEEE/A CM International Symposium on Micro-Architecture, Washington, DC, USA: IEEE Computer Society, Dec. 9-13, 2006, pp.247-258.
  • 8Villa O, Palermo G, Silvano C. Efficiency and scalability of barrier synchronization on NoC based many-core architecture. In Proc. CASES2008, Atlanta, USA, Oct. 19-24, 2008, pp.81-90.
  • 9Carlson W W, Draper J Met al. Introduction to UPC and language specification. Technical Report No. CCS-TR-99- 157, University of California, Berkeley, 1999.
  • 10Numrich R W, Reid J. Co-array Fortran for parallel programming. SIGPLAN Fortran Forum, 1998, 17(2): 1-31.

共引文献49

同被引文献86

引证文献10

二级引证文献70

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部