期刊文献+

A PD-SOI based DTI-LOCOS combined cross isolation technique for minimizing TID radiation induced leakage in high density memory

A PD-SOI based DTI-LOCOS combined cross isolation technique for minimizing TID radiation induced leakage in high density memory
原文传递
导出
摘要 In order to minimize leakage current increase under total ionizing dose (TID) radiation in high density memory circuits, a new isolation technique, combining deep trench isolation (DTI) between the wells, local oxi- dation of silicon (LOCOS) isolation between the devices within the well, and a P-diffused area in order to limit leakage at the isolation edge is implemented in partly-depleted silicon-on-insulator (PD-SOI) technology. This ra- diation hardening technique can minimize the layout area by more than 60%, and allows flexible placement of the body contact. Radiation hardened transistors and 256 Kb flash memory chips are designed and fabricated in a 0.6 μm PD-SOI process. Experiments show that no obvious increase in leakage current is observed for single tran- sistors under 1 Mrad(Si) radiation, and that the 256 Kb memory chip still functions well after a TID of 100 krad(Si), with only 50% increase of the active power consumption in read mode. In order to minimize leakage current increase under total ionizing dose (TID) radiation in high density memory circuits, a new isolation technique, combining deep trench isolation (DTI) between the wells, local oxi- dation of silicon (LOCOS) isolation between the devices within the well, and a P-diffused area in order to limit leakage at the isolation edge is implemented in partly-depleted silicon-on-insulator (PD-SOI) technology. This ra- diation hardening technique can minimize the layout area by more than 60%, and allows flexible placement of the body contact. Radiation hardened transistors and 256 Kb flash memory chips are designed and fabricated in a 0.6 μm PD-SOI process. Experiments show that no obvious increase in leakage current is observed for single tran- sistors under 1 Mrad(Si) radiation, and that the 256 Kb memory chip still functions well after a TID of 100 krad(Si), with only 50% increase of the active power consumption in read mode.
出处 《Journal of Semiconductors》 EI CAS CSCD 2014年第2期36-41,共6页 半导体学报(英文版)
基金 Project supported by the National Key Basic Research Program(No.2011CBA00602) the National Natural Science Foundation of China(Nos.61106102,61176033)
关键词 total ionizing dose isolation leakage flash memory silicon on insulator total ionizing dose isolation leakage flash memory silicon on insulator
  • 相关文献

参考文献13

  • 1Gerardin S,Paccagnella A. Present and future non-volatile memories for space[J].IEEE Transactions on Nuclear Science,2010.3016.
  • 2Barnaby H J. Total-ionizing-dose effects in modem CMOS technologies[J].IEEE Transactions on Nuclear Science,2006.3103.
  • 3Dodd P E,Shaneyfelt M R,Schwank J R. Current and future challenges in radiation effects on CMOS electronics[J].IEEE Transactions on Nuclear Science,2010.1747.
  • 4Ding L L,Guo H X,Chen W. Study of radiation-induced leakage current between adjacent devices in a CMOS integrated circuit[J].Journal of Semiconductors,2012,(06):064006.
  • 5Qiao F Y,Yu X,Pan L Y. TID characterization of0.13μm SONOS cell in 4Mb NOR flash memory[A].Singapore,2012.1.
  • 6Bagatin M,Cellere G,Gerardin S. TID sensitivity of NAND flash memory building blocks[J].IEEE Transactions on Nuclear Science,2009.1909.
  • 7Lacoe R C. Improving integrated circuit performance through the application of hardness-by-design methodology[J].IEEE Transactions on Nuclear Science,2008.1903.
  • 8Alexander D R. Design issues for radiation tolerant micro circuits for space[A].Short Course,1996.
  • 9Schwank J R,Ferlet-Cavrois V,Shaneyfelt M R. Radiation effects in SOI technologies[J].IEEE Transactions on Nuclear Science,2003.522.
  • 10Han X W,Wu L H,Zhao Y. A radiation hardened SOI based FPGA[J].Journal of Semiconductors,2011,(07):075012.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部