期刊文献+

星载扩频应答机抗SEU方法及验证 被引量:6

Method and Validation of Resisting SEU for Onboard Spread-spectrum Transponder
下载PDF
导出
摘要 对星载扩频应答机抗单粒子翻转(SEU)的方法进行了研究,从单机层面提出了扩频应答机基带现场可编程门阵列(FPGA)和数字信号处理(DSP)抗SEU的方法,包括配置存储区回读校验、"看门狗"、三模冗余、动态刷新和程序区巡检等设计方法;从系统层面提出了由星上特定设备根据规定的原则对扩频应答机进行关机和开机操作的有效解除单粒子故障的方法。根据我国S频段非相干扩频应答机在轨飞行试验结果,单机发生SEU后自主恢复的概率超过99%,其余1%采用系统级的方法进行了恢复,验证了文章所述方法的有效性和正确性。 The article researches on the methods of resisting SEU (Single Event Upset) for onboard spread-spectrum transponder. At first, from single equipment level, this article puts for- ward the method of FPGA (Field Programmable Gate Array)and DSP (Digital Signal Processor) in transponder's basement resisting SEU, including reading and checking of configure memory, watching dog, triple module redundancy, dynamic renovation, and program block, and then, from system level, puts forward the method of solving SEU fault by switching on-off the tran- sponder by special equipments in prescriptive rules. The result of China's non-correlated tran- sponder flight experimentation indicates that the probability of transponders independent rene- wing after occurring SEU exceeds 99% with the rest SEU renew by using, system method,which validates the validity of these methods.
出处 《航天器工程》 2014年第1期91-95,共5页 Spacecraft Engineering
基金 国家重大航天工程
关键词 扩频应答机 单粒子翻转 现场可编程门阵列 数字信号处理 spread-spectrum transponder SEU FPGA DSP
  • 相关文献

参考文献10

  • 1Nozomu Nishinaga,Masayoshi Yoneda. Availability analysis of Xilinx FPGA on orbit[A].Washington,DC:NASA Office of Logic Design,2005.
  • 2丁义刚.空间辐射环境单粒子效应研究[J].航天器环境工程,2007,24(5):283-290. 被引量:39
  • 3Sonza Reorda,Paccagnella A. Analyzing SEU effects in SRAM-based FPGAs[A].New York:IEEE Press,2003.
  • 4邢克飞,杨俊,王跃科,潘华锋,季金明.星载软件无线电平台及其单粒子效应研究方法[J].空间科学学报,2006,26(6):477-481. 被引量:4
  • 5Robert F,Hodson,Kevin Somervill. An architecture for recongfigurable computing in space[A].Washington,DC:NASA Office of Logic Design,2005.
  • 6Chandru Mirchandani. Using software rules to enhance FPGA reliability[A].Washington,DC:NASA Office of Logic Design,2005.
  • 7黄影,张春元,刘东.SRAM型FPGA的抗SEU方法研究[J].中国空间科学技术,2007,27(4):57-65. 被引量:13
  • 8Pratt B,Johnson E,Wirthlin M. Improving FPGA design robustness with partial TMR[A].Washington,DC:NASA Office of Logic Design,2005.
  • 9Fuller E,Caffrey M,Salazar A. Radiation testing update,SEU mitigation,and availability analysis of the Virtex FPGA for space reconfigurable computing[A].Washington,DC:NASA Office of Logic Design,2000.
  • 10Lo J C. An SFS Berger check prediction ALU and its application to self checking processor designs[J].IEEE Transactions on Computer-Aided Design,1992,(04):525-540.

二级参考文献15

共引文献53

同被引文献41

引证文献6

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部