期刊文献+

ECOP:一种基于单元行划分的标准单元模式增量布局算法 被引量:3

ECOP:A Row- Partition Based Incremental Placement Algorithm for Standard Cell Layout Design
下载PDF
导出
摘要 针对标准单元模式超大规模集成电路增量式布局问题 ,提出了一个全新的增量布局算法 ECOP.该算法一改以往布局算法中以单元为中心的做法 ,变为以单元行为中心 ,围绕单元行来进行单元的插入 ,移动以及各种约束条件的处理 .在划分单元行时 ,始终保持单元行的内部连通性 ,并对单元移动路径进行搜索与优化 .对一组来自美国工业界的设计实例进行了测试 .实验结果表明 。 Increm ental placem ent is a new type of autom atic placement which appears with the rapid expanding scale of VL SI circuits. A novel incremental placement algorithm ECOP is presented for the standard cell layout design. This approach deals with the cell inserting,cell m oving and constraints processing based on rows instead of on cells as most placement algorithms usually do. In the course of row partition,ECOP m anages to m aintain the inner- integrality of each row,and tries optimize the shifting paths of cells. Algorithm on a set of sam ple circuits from American industry has been tested and the results have shown that our approach is very efficient and effective.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2001年第1期96-101,共6页 半导体学报(英文版)
基金 国家基础研究资助! ( G19980 30 413) 国家自然科学基金 !( 6 9776 0 2 )&&
关键词 增量式布局算法 单元行划分 标准单元模式 VLSI 集成电路 incremental placem ent row partition inner- integrality optimization
  • 相关文献

参考文献2

  • 1Kong Tianming,半导体学报,1997年,18卷,9期,692—700页
  • 2Chiusing Choy,IEEE Trans CAD,1996年,15卷,4期,437—445页

同被引文献19

  • 1李江,洪先龙,乔长阁,蔡懿慈.基于线网类型分析的过点分配算法[J].Journal of Semiconductors,1997,18(8):609-615. 被引量:3
  • 2Fishburn J P.Clock skewoptimization.IEEE Trans Comput,1990,39(7):945
  • 3Chao Tinghai,Hsu Yuchin,Ho Janming,et al.Zero skewclock routing with minimumwirelength.IEEE Trans Circuits Syst Ⅱ-Analog and Digital SignalProcessing,1992,39(11):799
  • 4Huang D J-H,Kahng A B,Tsao C-W A.On the bounded-skew clock and Steiner routingproblems.Proceeding Of 32nd Design Automation Conference,USA,1995:508
  • 5Xi J G,Dai W W-M.Useful-skew clock routing with gate sizing for low powerdesign.Proceeding Of 33rd Design Automation Conference,1996:383
  • 6Tsao Chung-Wen Albert,Koh Cheng-Kok,et al.UST/DME:a clock tree router for generalskew constraints.IEEE/ACM International Conference on Computer-Aided Design.2000:400
  • 7Natesan V,Bhatia D.Clock-skew constrained cell placement.Proceedings of the IEEEInternational Conference on VLSI Design,1995:146
  • 8Choy C-S,Cheung T-S,Wong K-K.Incremental layout placement modificationalgorithms.IEEE Trans Comput-Aided Des Integr Circuits Syst,1996,15(4):437
  • 9Hou Wenting,Yu Hong,Hong Xianlong,et al.A new congestion-driven placement algorithmbased on cell inflation.Chinese Journal of Semiconductors,2001,22(3):275
  • 10Kourtev I S,Friedman E G.Synthesis of clock tree topologies to implement nonzeroclock skew schedule.IEEE Proceedings:Circuits,Devices and Systems.1999,146(6):321

引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部