1Lefebvre M,et al.The future of custom cell generation in physical synthesis[A].Design Automation Conference[C].Anaheim,California,United States,1997.446-451.
2Kahng A B,et al.Subwavelength lithography and its potential impact on design and EDA[A].Design Automation Conference[C].New Orleans,Louisiana,United States,1999.799-804.
3Wong A K.Microlithography:trends,challenges,solutions,and their impact on design[J].Micro,IEEE,2003,23(2):12-21.
4Torres J A,et al.RET compliant cell generation for sub-130nm processes[A].Proc.Design,Process Integration,and Characterization for Microelectronics[C].Santa Clara,California,United States,2002,SPIE Vol.4692,529-539.
5Xiaolang Y,et al.Architecture of a post-OPC silicon verification tool[A].ASICON[C].Beijing,2003.1365-1368.
6Hindmarsh R D.JOGM:A CMOS cell layout style using jogged transistor gates[A].Design Automation Conference[C].Grenoble,France,1993.48-53.
7Terasawa T.Embedded tutorial:subwavelength lithography[A].Proceedings of the ASP-DAC 2000[C].Yokohama,Japan,2000.295-300.
