期刊文献+

基于VerilogA的USB2.0物理层模型的研究与设计 被引量:3

The research and design of the USB2.0 physical layer model based on VerilogA
原文传递
导出
摘要 基于VerilogA语言完成了一个USB2.0IP核的物理层模拟电路的模型建立.与大多数人采用无源器件构造电缆线模型不同,文章首次采用函数拟合的方法得到usb2.0电缆线的衰减函数,建立了电缆线的模型,具有仿真速度快、与协议要求误差小的优点.同时简要分析了Burst-mode类型数据恢复的原理,首次构造出门控型VCO的模型和数据恢复模块的模型.混合仿真结果表明,能有效的完成usb2.0通信中的设备插入检测、握手、高速数据通信、挂起、复位、重新使用等过程的仿真,仿真时间大大降低. A physical layer of USB2.0 IP core is modeled based on VerilogA language.Different form u-sing the passives to model cable,the cable is modeled based on usb2.0 cable attenuation function,this model has the advantages of higher simulation speed,smaller error compared with specification.And the principle of the Gate-VCO and the Burst-mode data recovery is briefly analyzed,then modeled based on VerilogA for the first time.The Mixed Simulation results show that,the models had created can ener-getically finish the simulation process of detection handshake,high-speed data communication,suspend, reset,re-use,above all the simulation time is greatly reduced.
出处 《四川大学学报(自然科学版)》 CAS CSCD 北大核心 2014年第2期299-305,共7页 Journal of Sichuan University(Natural Science Edition)
基金 福建省高校产学合作科技重大项目(2012N5002)
关键词 VerilogA模型 USB2 0物理层 电缆线 Gate-VCO 混合仿真 VerilogA model Usb2.0 physical layer Cable Gate-VCO Mixed simulation
  • 相关文献

参考文献6

  • 1UTMI +Specification 2004, Revision 1. 0 [EB/OL]. www. usb. org/developers/docs. html.
  • 2Fitzpatrick D, Miller I. Analog Behavioral Modeling with the Verilog-A Language[M]. Dordrechr iKluwer Academic Publishers, 2003.
  • 3张俊涛,陈晓莉.混合信号系统的VHDL-AMS建模与仿真分析[J].微计算机信息,2007,23(10):266-267. 被引量:4
  • 4Nam J J. A UTMI-COMPATIBLE PHYSICAL LA YER USB2. 0 TRANSCEIVER CHIP[J]. IEEE Journal of Solid-State Circuits, 2003, 34(4): 309.
  • 5Liu C B, Jose S. SQUELCH DETECTION FOR HIGH SPEED DATA LINKS[P]. US: 0278227A1, 2008.
  • 6Jin J, Hong N, Park J. CMOS BURST MODE CLOCK DATA RECOVERY CIRCUIT USING FREQUENCY TRACKING METHOD [P]. US: 7522686B2, 2009.

二级参考文献2

  • 1[2]Analog and mixed signal extensions to IEEE Standard VHDL.The Institute of Electrical and Electronics Engineers Approved 18 Mateh,1999.p11-240.
  • 2[3]The System Designer's Guide to VHDL-AMS.By Peter J.Ashenden.Greg D.Peterson and Darrel A.Teegarden.2003 by Elservier Science(USA),p288-293.

共引文献3

同被引文献10

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部