期刊文献+

用于大容量FPGA设计的EDA工具集成与远程调用

EDA Software Integration and Remote Access
下载PDF
导出
摘要 随着EDA平台服务趋于网络化,如何通过对资源和流程的有效管理,为用户提供更为方便安全的远程EDA平台调用服务,已成为关键问题。在FPGA开发平台上集成了EDA工具环境,并部署SGD软件。在实现远程控制的基础上构建一个可兼容异构系统的EDA工具远程调用接口,解决了EDA工具的远程启动和图形界面传输问题,得到一种相对简单方便又有一定安全保障的远程控制模式,实现可视化的在线虚拟集成电路芯片设计。 When the services that are provided on EDA become increasingly network-based, people found that how to integrate and manage the data and resources on them have become the critical issues in that area. The paper presents a platform for FPGA development, which provides an environment in integrating EDA tools. Combined it with the SGD software, used it to construct an interface for EDA tools on heterogeneous systems, thus the EDA tools can be started from the remote and the graphical interfaces can be delivered, and got a relatively convenient and secure way of remote control, implemented a secure online access for designers.
作者 张海平 万清
出处 《电子与封装》 2014年第3期46-48,共3页 Electronics & Packaging
关键词 远程控制 FPGA EDA SGD FPGA EDA SGD remote control
  • 相关文献

参考文献3

二级参考文献17

  • 1姚钢.Magma重点扶持中国IC设计业新手[J].电子经理世界,2005,(3).
  • 2电子工程专辑:新闻[EB/OL].http://www.eetchina.com.
  • 3Zuchowski P S, Reynolds C B, Grupp R J, et al. A hy- brid ASIC and FPGA architecture [ C ]// Proceedings of International Conference on Computer-aided Design. San Jose (USA) : IEEE/ACM, 2002: 187-194.
  • 4Sivaswamyy S, Wang G. HARP: hardwired routing pat- tern FPGAs [ C]// Proceedings of the 13th ACM/SIGDA International Symposium on Field Programmable Gate Ar- rays. Monterey (USA): ACM, 2005: 21-25.
  • 5Betz V, Rose J. Automatic generation of FPGA routing ar- chitectures from high-Level descriptions [ C ]// Proceed- ings of the Eighth ACM/SIGDA International Symposium on Field Programmable Gate Arrays. Monterey ( USA ) : ACM, 2000: 175-184.
  • 6Kafafi N, Bozman K, Wihon Steven J E. Architecture and algorithms for synthesizable embedded programmable logic core [ C ]//Proceedings of the Eleventh ACM/SIGDA In- ternational Symposium on Field Programmable Gate Ar- rays. Monterey(USA): ACM, 2003: 3-11.
  • 7Jonathan R. The GILES research project: automatic lay- out of FPGAs from an architectural specification [ EB/ OL]. Toronto (Canada): University of Toronto. http: //www. eecg. toronto, edu/-jayar/pubs/ATL/ATL, html.
  • 8Williams S. ICARUS verilog [ EB/OL]. http: //www. icarus, com/eda/verilog.
  • 9Berkeley Logic Synthesis and Verification Group. ABC: a system for sequential synthesis and verification [ EB/ OL]. http: //www-cad. eecs. berkeley, edu/- alanmi/ abc.
  • 10Mishchenko A, Cho S, Chatterjee S, et al. Combina- tional and sequential mapping with priority cuts [ C ]// Proceedings of International Conference on Computer-aided Design. San Jose(USA) : IEEE/ACM, 2007 : 354-361.

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部