期刊文献+

一种新型不同频直接鉴相的锁相环 被引量:8

Novel phase-locked loop with direct phase detection for two frequency different signals
下载PDF
导出
摘要 对于输入和输出信号频率接近或者近似成整数倍关系类型的频率变换,利用目前的锁相技术很难解决.基于异频信号间的相位差变换规律,采用相位重合点检测电路、等效鉴相电路、可调偏置型环路滤波器等设计了一种新型的锁相环.实验结果表明,上述锁相环具有低噪声、高稳定度、输出频率便于调整等特点. It is difficult to do a frequency conversion using the current phase-locked technology when the input and output frequencies are approximatly equal or have an approximate integer multiple relationship. Based on the change law of the phase difference between the two different frequency signals, by using the phase coincidence detection circuits, the equivalent phase demodulation circuits and a filter with an adjustable bias, a new type of PLL is realized. Experimental studies are done with the results showing that the phase-locked loop has characteristics such as low noise, high stability, the easy-to-adjust output frequency.
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2014年第2期172-177,共6页 Journal of Xidian University
基金 陕西省工业攻关资助项目(2011K06-32) 中央高校科研基金资助项目(CHD2011TD012 CHD2010JC080) 博士点基金资助项目(20120205110001) 中国博士后基金资助项目(2013M530411) 国家自然科学基金资助项目(60772135 10978017)
关键词 锁相环 鉴相 相位重合 phase locked loop phase detection phase coincidence
  • 相关文献

参考文献10

二级参考文献29

共引文献23

同被引文献47

  • 1崔先强,焦文海.灰色系统模型在卫星钟差预报中的应用[J].武汉大学学报(信息科学版),2005,30(5):447-450. 被引量:155
  • 2Zhao L,Hu X Y,Wang J H,et al.The Design of a 16-Channel 15ps TDC Implemented in a 65nm FPGA[J].IEEE Transactions on Nuclear Science,2013,60(5):3532-3536.
  • 3Ugur C,Korcyl G,Michel J,et al.264 Channel TDC Platform Applying 65 Channel High Precision (72psRMS) FPGA Based TDCs[C]//Proceedings of 2013 IEEE Nordic Mediterranean Workshop on Time to Digital Converters.Washington:IEEE Computer Society,2013:26-30.
  • 4Chen Y H,Lu C W,Chang T Y,et al.A High Resolution FPGA-based TDC with Nonlinearity Calibration[C]//International Symposium on Instrumentation & Measurement,Sensor Network and Automation.Washington:IEEE Computer Society,2012:44-47.
  • 5Lee S K,Seo Y H,Suh Y,et al.A 1GHz ADPLL with a 1.25ps Minimum-resolution Sub-exponent TDC in 0.18μm CMOS[C]//IEEE International Solid-state Circuits Conference Digest of Technical Papers.Washington:IEEE Computer Society,2010:482-483.
  • 6Yao C Y,Hsia W C,Tsai P J,et al.The Vernier-Based TDC Employing Soft-Injection-Locked Ring Oscillators[C]//Proceedings of 2012 IEEE International Instrumentation and Measurement Technology Conference.Washington:IEEE Computer Society,2012:2291-2294.
  • 7Moschitta A,Stefani F,Petri D.Measurements of Transient Phenomena with Digital Oscilloscopes[J].IEEE Transactions on Instrumentation and Measurement,2007,56(6):2486-2491.
  • 8Jovanovic G,Stojcev M,Stamenkovic Z.A CMOS Voltage Controlled Ring Oscillator with Improved Frequency Stability[J].Scientific Publications of the State University of Novi Pazar Serial A:Applied Mathematics & Information and Mechanics,2010,2(1):1-9.
  • 9Williams S,Thompson H,Hufford M,et al.An Improved CMOS Ring Oscillator PLL with Less than 4ps RMS Accumulated Jitter[C]//Proceedings of the IEEE Custom Integrated Circuits Conference.Piscataway:IEEE,2004:151-154.
  • 10Kabbani A,Al-Khalili D,Al-Khalili A J.Technology-portable Analytical Model for DSM CMOS Inverter Transition-time Estimation[J].IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems,2003,22(9):1177-1187.

引证文献8

二级引证文献23

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部