期刊文献+

BGA焊点纳米压痕实验有限元模拟分析 被引量:1

Finite Element Simulation Analysis of BGA Solder Joint Nano-Indentation Experiment
下载PDF
导出
摘要 采用有限元方法模拟了BGA焊点的纳米压痕实验的加、卸载过程,并根据得出的应力应变分布云图,通过分析从各关键部位提取的应力应变随时间变化的关系,对焊点发生失效的位置及蠕变特征进行了讨论。首先建立BGA单个焊点的模型,设定其几何参数、边界条件、材料特性与加载方式,然后利用有限元分析工具MARC进行计算与标准试样实验结果相比较,通过反复修正应力-应变关系曲线,直至分析所得载荷-位移曲线与试验曲线很好地吻合,证实了模拟的可靠性,研究结果对焊点的可靠性评估有一定的指导意义。 The load-unload process of nano-indentation BGA solder joint was simulated by finite element method. In the finite element analysis, extracting the stress-strain variation with time and stress and strain contours, the failure of solder joint position and creep characteristics were discussed. Firstly established finite element model of BGA assembly single Solder Joint, then set its geometric parameters, boundary conditions, material properties and load mode, finally analyzed the experimental and simulation results of the load-depth curve, corrected repeatedly stress-strain curves, the analysis was proceeded until the load-displacement curve in good agreement with the experimental curve to verify the reliability of the simulation. The findings on the design and evaluation of the reliability of solder joint have some significance.
出处 《电子工艺技术》 2014年第2期66-69,97,共5页 Electronics Process Technology
基金 黑龙江省教育厅基金项目(项目编号12521068)
关键词 纳米压痕 有限元方法 压力载荷 应力应变 Nano-indentation Finite element method Stress load Stress-strain
  • 相关文献

参考文献8

  • 1Zarzour J F, Konkol P J, Dong H. Stress-Strain Characteristics of the Heat Affected Zone in an HY-100 Weldment as Determined by Micro indentation Testing[J]. Marerials Characterizati on, 1996,37:195-209.
  • 2Murty K L, Miraglia P Q, Mathew M D, et al. Charaterization of Gradients in Mechanical Properties of SA-533B Steel Welds Using Ball Indentation[J]. International Journal of Pressure Vessels and Piping, 1999,76:361-369.
  • 3Huang X J, Lee S W R, Yah C C, et al. Characterization and analysis on the solder ball shear testing conditions[J].Soldering and surface mount technology,2002,14( 1 ):45-48.
  • 4Kaulfersch, Vogel E, Michel D B. Microde formation analysis of packages and interconnects to improve finite element models for reliability assessments[J]. Electronics Packaging Manufacturing, 2003,26(3):239-244.
  • 5Lee Ricky S W, Huang X J. Analysis on solder ball shear testing conditions with a simple computational model [J]. Soldering & Surface Mount Technology,2002,4(1):45-48.
  • 6Lai Y S, Kao C L. Characteristics of current crowding inflip-chip solder bumps[J]. Microelectronics Reliability,2006,46(5-6):915-922.
  • 7Yeo Alfred, Lee Charles, Pang John H L. Flip Chip Solder Joint Fatigue Analysis Using 2D and 3D FE Models[C]. 5th International Conference on Thermal and Mechanical Simulation and Experiments in Micro-electronics and Micro-Systems, EuroSimE 2004, Brussels, Belgium, 2004.
  • 8Sridhar Canumalla, Yang Hee-Dong, Puligandla Viswanadham, et al. Package to Board Interconnection Shear Strength(PBISS):Effect of Surface Finish, PWB Build-Up Layer and Chip Scale Package Structure[J]. IEEE transactions on components and packaging technologies, 2004,1 (27): 1 $2-190.

同被引文献14

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部