期刊文献+

FT1500处理器中仿真驱动的DDR3封装设计

Simulation driven package design for FT1500 DDR3 interface
下载PDF
导出
摘要 针对高性能微处理器封装中DDR3的信号完整性和电源完整性问题,提出了仿真驱动的封装设计方法:在设计之初通过前仿真制定准确的设计规则和目标,在设计过程中通过仿真指导设计优化,在设计完成后用后仿真验证设计结果。应用该方法设计了FT1500芯片封装,实测结果表明,该芯片的DDR3接口可以稳定工作在1 400Mbps。 To solve the problems of signal integrity and power integrity in DDR3 interface of FT1500 CPU, a simulation driven package design method is proposed. At the early stage, simulation is used to make accurate design rules and objectives. Then the package design is optimized repeatedly according to the simulation results. After the package design is completed, it is verified by the simulation. The design method is applied to FT1500 chip,whose DDR3 interface can work steadily with 1 400Mbps.
出处 《计算机工程与科学》 CSCD 北大核心 2014年第4期579-583,共5页 Computer Engineering & Science
基金 国家自然科学基金资助项目(61103083 61133007) 国家"核高基"重大专项(2009ZX01028-002-002)
关键词 高性能微处理器 DDR3 信号完整性 电源完整性 封装设计 high performance microprocessor DDR3 signal integrity power integrity package design
  • 相关文献

参考文献7

  • 1Eric B. Signal and power integrity simplified[M]. 2nd Edi tion. NJ:Prentice Hall, 2009.
  • 2Burns D, Westerhoff T, Boyd J. Counting the piconseconds: Integrating timing, signal and power integrity analysis[C]// Proe of DesignCon'08, 2008: 1.
  • 3Choi M J, Pandit V. SI/PI co-analysis and linearity indicator [C] // Proc of IBIS Summit Meeting, 2010 : 1.
  • 4Memory made easy DDR2/3 analysis[Z]. Pennsylvania:Ansoft Corporation, 2010.
  • 5Swaminuthan M, Engin A E. Power integrity modeling and design for semiconductors and systems[M]. Li Yu shah, Zhang Mu-shui, translation. Beijing:Publishing House of E- lectronics Industry, 2009. (in Chinese).
  • 6Herrick C. Acurate and efficient SSN modeling[Z]. Pennsyl- vania:Ansoft Corporation, 2008.
  • 7JEDEC Standards. DDR3 SDRAM specification: USA, JES- D79-3E [P]. 2010-07-01.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部