期刊文献+

基于IP的设计方法 被引量:2

IP-Based Design Methodology
下载PDF
导出
摘要 为了增强IP模块的可重用性 ,需要建立统一有效的基于IP的设计方法以及工业界广泛采用的重用标准 ,开发基于IP的设计工具 ,建立统一的内部设计环境 ,开发大量的高质量的IP并建立便于存取的IP库 ,提高设计抽象程度 。 In order to improve reusability of IP module, this paper will research IP based design methodology as viewed from reuse standards building, IP development strategy, IP repository building, system design methodology. It is essential to establish unitive effective IP based design methodology and widely adopted industry standards, to develop design tools for IP based design, to build unitive inner design environment, develop high quality IP and access easily IP repository, to improve design abstract level to research IP based system design methodology.
出处 《东南大学学报(自然科学版)》 EI CAS CSCD 2000年第6期136-142,共7页 Journal of Southeast University:Natural Science Edition
关键词 可重用 IP 设计方法 reusable IP design methodology
  • 相关文献

参考文献29

  • 1[1]Kücükcakar K. Analysis of emerging core-based design lifecycle. In: Proceedings of the ICCAD. San Jose, Calif, 1998. 445 ~ 449
  • 2[2]Keating M, Bricaud P. Reuse methodology manual for system-on-a-clip designs. Dordrecht: Kluwer Academic Publishers, 1998
  • 3[3]Zachary G. Commodity IP vs. Architectural IP. In: Symposium on VLSI Circuits Digest of Technical. Honolulu, HI, 1998. 74~ 75
  • 4[4]Haase J. Design methodology for IP providers. In: Borrione D, Ernst R, eds. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. Minich, Germany, 1999. 728 ~ 732
  • 5[5]Djafri B, Benzakki J. OOVHDL: object oriented VHDL. In: Proceedings of the VHDL International Users Forum Fall Conference. Santa Clara, USA, 1997. 54~ 59
  • 6[6]Ashenden P J, Wilsey P A. Martin D E. SUAVE: extending VHDL to improve data modeling support. IEEE Design & Test of Computers, Los Alamitors, 1998,15(2): 34 ~ 44
  • 7[7]Schindler P, Weidenbacher K, Zimmermann Y. IP repository, a web based IP reuse infrastructure. In: Proceedings of the IEEE Custom Integrated Circuits Conference. New York, 1999. 415 ~418
  • 8[8]Filippi E, Licciardi L, Montanaro A, et al. The virtual chip set: a parametric IP library for system on a chip design. In: Proceedings of the IEEE Custom Integrated Circuits Conference. New York, 1998. 97~100
  • 9[9]Peixoto H P, Jacome M F, Royo A, et al. The design space layer: supporting early design space exploration for corebased design. In: Borrione D, Ernst R, eds. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Minich, Germany, 1999. 676~683
  • 10[10]Olcoz S, CastellvíA, García M. Improving VHDL soft-cores with software-like reviews and audits procedures. In: Proceedings International Verilog HDL Conference and VHDL International Users Forum. Santa Clara, USA, 1998. 143~146

同被引文献6

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部