期刊文献+

基于IAMCS路由器的NoC延迟上界分析

Analysis of delay bounds for NoC based on improved asymmetric multi-channel router
下载PDF
导出
摘要 针对使用改进非对称多通道(IAMCS)路由器的片上网络(NoC)的最坏延迟上界问题,提出了一种基于网络演算的分析方法。通过对IAMCS路由器中流控阻塞、交换阻塞和通道阻塞进行分析,建立了与之对应的等价服务模型。将路由器服务模型扩展到对整个网络的分析,建立了前向等价服务分析网络。借助冲突树演算模型,推导了网络提供给流量的端到端等价服务曲线,进而得到了延迟上界模型。实验结果表明:该延迟上界模型可以界定仿真的最大延迟,且上界是紧致的。 Based on network calculus, a technique was proposed for analyzing communication delay bounds for individual flows in Networks on Chip (NoC) using Improved Asymmetric Multi-channel Structure (IAMCS) of router. The flow control blocking, switch blocking and channel blocking of IAMCS router were analyzed. Then, corresponding equivalent service models of them were constructed. By extending the router service model to the analysis of the entire network, the forward equivalent service analysis network was established. Furthermore, using the contention tree model, the equivalent service curves were computed for individual flows in the equivalent service analysis network, and then their delay bounds were derived. Experimental results show that the delay bound model can restrict the maximum delay of simulation, and the bounds is compact.
出处 《吉林大学学报(工学版)》 EI CAS CSCD 北大核心 2014年第3期782-787,共6页 Journal of Jilin University:Engineering and Technology Edition
基金 国家自然科学基金项目(60736012 60773223 61003037 61173047) '863'国家高技术研究发展计划项目(2009AA01Z110) 西北工业大学基础研究基金项目(JC201212)
关键词 计算机系统结构 延迟 上界 服务质量 网络演算 片上网络 computer architecture delay simulation, and the bounds is compact. bounds QoS network calculus network-on-chip
  • 相关文献

参考文献8

  • 1Dally W J, Towles B. Route packets, not wires : on- chip interconnection networks[C]// Proceedings of the 38th Annual Design Automation Conference, Las Vegas, 2001: 684-689.
  • 2Qian Yue, Lu Zhong-hai, Dou Wen-hua. Analysis of worst-case delay bounds for best-effort communi- cation in wormhole networks on chip [C] // 3rd ACM/IEEE International Symposium on Networks- on-Chip, 2009, San Diego, USA, 2009:44-53.
  • 3Bjerregaard T, Mahadevan S. A survey of research and practices of network on-chip[J]. ACM Computing Surveys,2006,38(1) : 1-51.
  • 4Lu Zhong-hai, Jantsch Axel, Sander Ingo. Feasibility analysis of messages for on-chip networks using wormhole routing [C] // Proceedings of the ASP- DAC, New York, USA, 2005:960-964.
  • 5Shi Z, Burns A. Real-time communication analysis for on-chip networks with wormhole switching[C]// Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, New York, USA, 2008: 161-170.
  • 6Lai Ming-che, Gao Lei, Xiao Nong, et al. An accurate and efficient performance analysis approach based on queuing model for network on chip[C]// Proceedings of the 2009 International Conference on Computer-Aided Design, San Jose, 2009.. 563-570.
  • 7任向隆,安建峰,高德远,樊晓桠.改进的非对称多通道路由器结构及其分析模型[J].华中科技大学学报(自然科学版),2012,40(5):109-113. 被引量:1
  • 8LIP. SoCLib Simulation Environment [EB/OL]. [2012-11-5]. https://www. soclib, fr/.

二级参考文献13

  • 1Dally W J,Towles B. Route packets,not wires:on-chip interconnection networks[A].Las Vegas:ACM,2001.684-689.
  • 2Benini L,Micheli G D. Networks on chip:a new par-adigm for systems on chip design[A].Paris= IEEE,2002.418-419.
  • 3Hemani A,Jantsch A,Kumar S. Network on :hip= an architecture for billion transistor era[A].Turku:IEEE,2000.166-173.
  • 4Kumar S,Jantsch A,Soininen J. A network on chip architecture and design methodology[A].Pittsburgh:IEEE,2002.105-112.
  • 5Jingcao H,Marculescu R. Application-specific buffer space allocation for networks-on-chip router design[A].San Jose.IEEE,2004.354-361.
  • 6Lai Mingche,Gao Lei,Xiao Nong. An accu-rate and efficient performance analysis approach based in queuing model for network on chip[A].San Jose:ACM,2009.563-570.
  • 7Bjerregaard T,Mahadevan S. A survey of research and practices of network on-chip[J].ACM Compu-ting Surveys,2006,(01):1-51.
  • 8Jingcao H,Umit Y O,Radu M. System-level buffer allocation for application-specific networks-on-chip router design[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2006,(12):2919-2933.doi:10.1109/TCAD.2006.882474.
  • 9Towles B,Dally W J. Principles and practices of in-Eerconneetion networks[M].San Francisco,ca:morgan Kaufmann Publishers,2004.233-257.
  • 10Ogras U Y,Marculescu R. Analytical router model-ing for networks-on-chip performance analysis[A].Nice Acropolis:IEEE,2007.1-6.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部