期刊文献+

基于4模集合{2~n-1,2~n+1,2~n,2^(2n-1)-1}剩余数转换器设计

An Efficient Reverse Converter for the 4-Moduli Set{ 2~n- 1,2~n+ 1,2n,2^(2n-1)- 1}
下载PDF
导出
摘要 针对剩余数系统需要大动态处理范围的问题,提出了一个新的4基数模集合;并给出了相应的剩余数至二进制数转换算法和硬件实现。该算法采用4基数模集合{2n-1,2n+1,2n,22n-1-1},每个模的形式都具有2n±1的形式,模的动态范围达到5n-1;算法基于新中国剩余数定理2实现,模集合的乘法逆元全部属于闭合形式,硬件电路完全基于加法器构成。与同类模集合反向转换器相比,提出的转换器电路完全基于加法器构成,明显减小了转换器的电路延迟,有效地提高了集成度。 As residue number system(RNS) needs the moduli set with big dynamic range, a new four-moduli set and its high efficient residue to binary conversion algorithm are proposed, and the corresponding circuit is designed. The proposed algorithm uses the moduli set {2n-1,2n 1,2n,22n-1-1} which consists of four briefness modules and the dynamic range is up to 5n-1 bits. efficient RNS-to-binary converters for the proposed moduli sets based on new Chinese remainder theorem 2 (New CRT-Ⅱ) are presented. Due to the simple multiplicative inverses of the moduli set, the proposed converter employs adders as primitive operators. Experiments results indicate that the new reverse converter has superior area-time complexity in comparison with the reverse converters for several other using the 5n-1bits dynamic range moduli set.
作者 吕晓兰 肖明
出处 《科学技术与工程》 北大核心 2014年第13期195-197,202,共4页 Science Technology and Engineering
基金 广东省自然科学基金重点项目(S2011020002735) 广东省教育厅产学研结合项目(2011A090200088)资助
关键词 剩余数系统 剩余数至二进制数转换器 新中国剩余数定理2 加法器 sresidue number system reverse converter new Chinese remainder theorem II adder
  • 相关文献

参考文献8

  • 1Yang Lieliang, Hanzo L. A residue number system based parallel communication scheme using orthogonal signaling. IEEE Transactions on Vehicular Technology, 2002 ;51 : 1547-1559.
  • 2Tseng B D, Jullien G A, Miller W C. Implementation of FFF struc- tures using the residue number system. IEEE Transactions on Com- puters, 1979; c-28 (11): 831-845.
  • 3Hariri A, Navi K, Rastegar R. A new high dynamic range moduli set with efficient reverse converter. Elsevier Journal of Computers & Mathematics with Applications, 2008; 55 (4) : 660--668.
  • 4Molahosseini A S, Dadkhah C, Navi K. A new five-moduli set for ef- ficient hardware implementation of the reverse converter. IEICE Elec- tronics Express, 2009; 6(14) : 1006-1012.
  • 5Molahosseini A, Sand Rafsanjani M K. An improved five-modulus re- verse converter. World Appl Sci J, 2010; 11 (2) : 132-135.
  • 6Wang Yuke. Residue-to-binary converters based on new Chinese re- mainder theorems. IEEE Transactions. on Circuits and Systems-Ⅱ, 2000; 47(3) : 197-205.
  • 7Piestrak S J. Design of residue generators and multi operand modular adders using carry-save adders. IEEE Transactions on Computers, 1994 ; 43 ( 1 ) : 68-77.
  • 8Patel R A, Benaissa M, Boussakta S. Fast parallel-prefix architec- tures for modulo 2n - 1 Addition with a single representation of zero. IEEE Transactions on Computers, 2007 ; 56( 11 ) : 1484-1492.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部