期刊文献+

一种新型的自对准源漏接触技术

A Novel Self-Aligned Source/Drain Contact Technology
下载PDF
导出
摘要 提出了一种用于亚微米尺寸以下MOSFET器件的自对准源漏接触技术。这种新型的集成方法改变了传统的工艺步骤,即光刻接触孔,然后向里填充导电材料。在形成栅极、绝缘介质侧墙以及自对准金属硅化物以后,通过沉积金属膜层,并各向异性刻蚀以在绝缘介质侧墙两旁形成一对金属的侧墙结构。这个侧墙连接底部的源漏区和上部的互联区,作为底层的金属接触引出。这个方法不仅减小了刻蚀接触孔的难度,且采用自对准的方法形成金属接触也减小了源漏接触的距离,提高了集成度。这项工艺集成技术尝试应用于0.5μm栅长MOSFET器件结构中,并仿真得到了良好的电学性能。 A self-aligned source/drain contact technology was presented for MOSFET devices below the submicron.This novel integration method changes the traditional process steps,i.e. etching contact holes and then the conductive materials are filled in.After the formations of the gate,dielectric spacer and salicide,apair of metal spacer structures was formed on both sides of the dielectric spacer through metal film deposition and anisotropic etching.The spacer served as the bottom metal contacts connecting the bottom source/drain regions and upper interconnection regions.The method reduces the difficulty of etching contact holes.The metal contact fabricated by the self-aligned method also reduces the distance of the source/drain contact and improves the integration.The process integration technology is tried to use in the MOSFET device with 0.5μm of the gate length and the good electrical performances are gotten by the simulation.
出处 《微纳电子技术》 CAS 北大核心 2014年第5期328-332,共5页 Micronanoelectronic Technology
基金 国家科技重大专项资助项目(Y0GZ28X003)
关键词 自对准源漏接触 金属侧墙 集成度 亚微米 前栅工艺 后栅工艺 self-aligned contact metal spacer integration submicron gate-first process gate-last process
  • 相关文献

参考文献10

  • 1施敏.半导体器件物理与工艺[M].苏州:苏州大学出版社,2003:475-512.
  • 2RUPP T S, DOBUZINSKY D, SARDESAI V Y, et al. High yielding self-aligned contact process for a 0. 150μm DRAM technology [J]. IEEE Transactions on Semiconductor Manu- facturing, 2002, 15 (2) : 223- 228.
  • 3GRAF W, GENZ O, KOHLER D, et al. Scaling of a low ca- pacitance highly selective self aligned contact process [C] //Proceedings of International Interconnect Technology Confe- rence. Burlingame, CA, USA, 2007: 117- 119.
  • 4PARK J, HU C M. Gate last MOSFET with air spacer and self-aligned contacts for dense memories [C] //Proceedings of International Syposium on VLSI Technology, Systems and Applications. Hsinchu, Taiwan, China, 2009: 105- 106.
  • 5SEKIYAMA S, MOTOYAMA Y, IWASAKI K, et al. The investigation for introduction of SAC etching technique to mass productive DRAM process [C] //Proceedings of IEEE Inter- national Symposium on Semiconductor Manufacturing. San Francisco, CA, USA, 1997: 17-20.
  • 6ZHONG H C, LIANG Q Q, YIN H Z. Semiconductor device structure and method for fabrication the same: USA, 20120025317 [P]. 2012 - 02 - 02.
  • 7TANG C C, HESS D W. Tungsten etching in CF4 and SF6 discharges [J]. Journal of the Electrochemical Society, 1984, 131 (1): 115-120.
  • 8CHOI C J, SEOL Y S, BAIK K. TiN etching and its effects on tungsten etching in SF6/Ar helicon plasma [J]. Japanese Journal of Applied Physics, 1997, 37 (3A): 801 -806.
  • 9DAVID L D, FANT1 L A. Process improvements for tita- nium-tungsten etching in the presence of electroplated C4"s: USA, 6015505 [P]. 2000 - 01 - 18.
  • 10REYES-BETANZO C, MOSHKALYOV S A, RAMOS A C, et al. Study of conditions for anisotropic plasma etching of tungsten and tungsten nitride using SF6/Ar gas mixtures [J]. Journal of the Electrochemical Society, 2002, 149 (3) : G179 - G183.

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部