期刊文献+

采用二相功率时钟的无悬空输出绝热CMOS电路 被引量:11

Adiabatic CMOS Switching Circuits Adopting Two-Phase Power-Clock Supply and Avoiding Floating Output
下载PDF
导出
摘要 分析了 PAL 及 PAL- 1电路中输出悬空对电路性能的影响 ,强调在绝热电路设计中消除悬空输出的重要性 .提出了两种新的结构互补且无悬空输出的绝热电路 .PSPICE模拟证明它们能有效实现能量恢复 。 The effect on circuit performance due to the floating output in PAL and PAL 1 circuits is analyzed,with the emphasis on the importance of eliminating floating output in the design of adiabatic circuits.Two novel complementary adiabatic circuits without floating output are proposed.PSPICE simulation proves that these circuits can realize the energy recovery effectively and their output levels are clamped during the entire output valid time.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2001年第3期366-372,共7页 半导体学报(英文版)
基金 国家自然科学基金资助项目 !(No.69973 0 3 9)&&
关键词 绝热开关 二相功率时钟 CMOS电路 绝热开关 集成电路 悬空输出 low power design CMOS adiabatic switching energy recovery capacitive coupling
  • 相关文献

参考文献2

二级参考文献15

  • 1Semiconductor Industry Association. Workshop Working Group Reports. Irving TX, 1992.22-23.
  • 2Chandrakasan A P, Brodersen R W. Low Power Digital CMOS Design. Boston: Kluwer Academic Publishers, 1995.
  • 3Denker J S. A Review of Adiabatic Computing. In: Proc. of the Symposium on Low Power Electronics, San Diego, 1994.94-97.
  • 4Dickinson A G, Denker J S. Adiabatic Dynamic Logic. IEEE J. Solid-State Circuits, 1995, 30 (3): 311-315.
  • 5Gabara T. Pulsed Power Supply CMOS-PPS CMOS. In: Proc. of the Symposium on Low Power Electronics, San Diego, 1994. 98-99.
  • 6Denker J S, Avery S C, Dickinson A G, et al. Adiabatic Computing with the 2N-2N2D Logic Family. In: Proc. of the International Workshop on Low Power Design, Napa Valley, 1994. 183-187.
  • 7Kamer A, Denker J S, Flower B, et al. 2ND Order Adiabatic Computation with 2N-2P and 2N-2N2P Logic Circuits. In: Proc. of the International Symposium on Low Power design, Dana Point, 1995. 191-196
  • 8Moon Y, Jeong D K. An Efficient Charge Recovery Logic Circuit. IEEE J. Solid-State Circuits, 1996, SC-31(4): 514-522.
  • 9Maksimovic D, Oklobdzija V C, Nikolic B, et al. Clocked CMOS Adiabatic Logic with Integrated Single-phase Power-clock Supply:Experimental Results. In: Proc. of the International Symposium on Low-Power Electronics and Design, Monterey, 1997. 323-327.
  • 10Oklobdzija V C, Maksimovic D, Lin F. Pass-transistor Adiabatic Logic Using Single-clock Supply. IEEE Trans. on Circuits and Systems-Ⅱ: Analog and Digital Signal Processing, 1997, 44(10): 842-846.

共引文献21

同被引文献66

引证文献11

二级引证文献38

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部