2MIN Y H.Why RTL ATPG[J].J Comp Sci&Technol,2002, 17(2) : 113-117.
3BERTOLINO A.Software testing research :achievements, challenges ,dreams[C], Future of Software Engineering, Minneapolis, 2007 : 85-103.
4AMENDOLA A M, BENSO A, CORNO F,et al.Fault behavior observation of a microprocessor system through a VHDL simulation-based fault injection experiment[C], Proceedings of the conference on European design automation, Geneva, 1996 : 536-541.
5THANH BINH NGUYEN,CHANTAL ROBACH, MICHEL DELAUNAY.Testability analysis of reactive software[C]. IEEE International Workshop on Testability Assessment, 2004, Washington : 15-25.
6PAYAKAPAN T, LEE NI CHUNG, SHAHIN TOUTOUNCHI A built-in self test for testing field programmable gate array(FPGAs) using partial reconfiguration[P].US,7302625 2007-11 - 27.
7DuTroN B F,STROUD C E.Buih-in self-test of configurable logic blocks in virtex-5 FPGAs[C], Proc.IEEE Southeastern Symp.on System Theory, Tullahoma, 2009 : 230-234.
8ASADI G.TAHOORI.M.B.Soft error rate estimation and mitigation for SRAM- based FPGAs[C],ACM/SIGDA international Symposium on Field-Programmable Gate Arrays,Monterey, 2005 : 149-160.
